Design and Performance Analysis of Enhanced Op-Amp for Low Pass Filter in Subwoofer

被引:0
|
作者
Sasikala, S. [1 ]
Mythily, S. [1 ]
机构
[1] Kongu Engn Coll, Dept Elect & Commun Engn, Perundurai, India
关键词
Enhanced Op-amp; Current Mirror; Differential Amplifier; CMOS; (NMOS; PMOS); DTMOS; Power; Delay; INVERTER; ROBUST;
D O I
10.1109/ICDCS59278.2024.10560931
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This project initiates a new modified current differencing stage for an enhanced operational amplifier (op-amp) to implement a low pass filter which is used for subwoofer design. Bulk Driven Floating Gate cascode regulated current mirror (BDFG-CRCC) and differential pair amplifier are both techniques used to build a current differencing stage and different blocks such as gain stage, and output stage are used to design the enhanced op-amp. The design of the enhanced op-amp is mainly focused on low-power and area applications, as well as on low-pass filter implementation. The complete enhanced op-amp produces high voltage gain, low noise, suitable input and output impedance, and is compatible with the power supply requirements. The proposed circuit's functionality has been verified using the Cadence Virtuoso platform, specifically in 180 nm GPDK with CMOS and DTMOS technology. The results obtained from simulating the proposed current differencing stage demonstrate better performance when contrasted with an extremely low voltage high compliance current mirror (ELVHC CM)- based current differencing block. As the proposed op-amp demonstrates the power of 497.5mW and 30 transistors were only used to reduce the area. When it is compared with the extremely low voltage high compliance current mirror (ELVHCM) method using op-amp power and area are reduced. The Power-Delay Product (PDP) values of the BDFG method, ELVHCM proposed 1, and ELVHCM proposed 2 methods are as follows: 341.0915E-6 (34.10915%), 309.3031E-6 (30.93031%), and 297.5894E-6 (29.75894%). A lower PDP percentage of the ELHCM proposed 2 methods, such as 29.75894%, is considered better, indicating a more efficient trade-off between power consumption and delay in the electronic circuit.
引用
收藏
页码:137 / 141
页数:5
相关论文
共 50 条
  • [1] Design and Performance Analysis of a Digitally Programmable Op-Amp
    Zaidi, Muhaned
    Grout, Ian
    A'ain, Abu Khari
    [J]. 2018 INTERNATIONAL CONFERENCE ON INTELLIGENT AND ADVANCED SYSTEM (ICIAS 2018) / WORLD ENGINEERING, SCIENCE & TECHNOLOGY CONGRESS (ESTCON), 2018,
  • [2] AN ENHANCED OP-AMP BALANCED AMPLIFIER
    POMEROY, G
    [J]. ELECTRONIC DESIGN, 1994, 42 (26) : 116 - 118
  • [3] A Hierarchical Performance Equation Library for Basic Op-Amp Design
    Abel, Inga
    Neuner, Maximilian
    Graeb, Helmut E.
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (07) : 1976 - 1989
  • [4] USE SOUND DESIGN RULES TO IMPROVE OP-AMP PERFORMANCE
    TRAVIS, B
    [J]. EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1983, 28 (10): : 151 - &
  • [5] High Slew Rate op-amp design for low power Applications
    Panda, Biplab
    Dash, S. K.
    Mishra, S. N.
    [J]. 2014 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2014, : 1096 - 1100
  • [6] High-performance Full-Differential Op-Amp Design
    Yang Yang
    Xie Juntang
    [J]. 2009 WASE INTERNATIONAL CONFERENCE ON INFORMATION ENGINEERING, ICIE 2009, VOL II, 2009, : 357 - 360
  • [7] EXTERNAL COMPENSATION BOOSTS OP-AMP PERFORMANCE
    KITCHIN, C
    WURCER, S
    [J]. EDN, 1989, 34 (11) : 143 - &
  • [8] UNWANTED SIGNALS THAT SAP OP-AMP PERFORMANCE
    不详
    [J]. ELECTRONICS WORLD & WIRELESS WORLD, 1994, (1699): : 448 - 448
  • [9] MONOLITHIC OP-AMP EQUALS PERFORMANCE OF HYBRIDS
    不详
    [J]. ELECTRONIC PRODUCTS MAGAZINE, 1979, 21 (12): : 103 - &
  • [10] Performance Enhanced Op-Amp for 65nm CMOS Technologies and Below
    Perez, Aldo Pena
    Maloberti, Franco
    [J]. 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 201 - 204