A Method for Swift Selection of Appropriate Approximate Multipliers for CNN Hardware Accelerators

被引:0
|
作者
Sun, Peiyao [1 ]
Yu, Haosen [1 ]
Halak, Basel [1 ]
Kazmierski, Tomasz [1 ]
机构
[1] Univ Southampton, Southampton, Hants, England
关键词
Approximate computing; Approximate multiplier; CNN; CNN hardware accelerator;
D O I
10.1109/ISCAS58744.2024.10558159
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
As convolutional neural networks (CNNs) gain traction for embedded device implementation, there's a burgeoning interest in approximate computing technologies for increasing hardware efficiency. Most of the works in this field focus on proposing novel approximate hardware units and structures, but structured guidance for selecting optimal approximate calculation techniques for CNN accelerators remains scant. This paper introduces a novel error injection technique, leveraging the error rate matrix of approximate multipliers (AxMs), called Error Matrix Based Error Injected (EMEI). This facilitates the swift selection of appropriate AxMs for each PE in the CNN hardware accelerator. In addition, this approach is applied to a MobileNetV2-based CNN model on the CIFAR-10 dataset to demonstrate the performance. Experimental results show that our method adeptly optimises hardware resources by combining AxMs with different accuracy levels while ensuring accuracy. This innovation paves the way for streamlined CNN accelerator designs in embedded systems.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] Improving Power of DSP and CNN Hardware Accelerators Using Approximate Floating-point Multipliers
    Leon, Vasileios
    Paparouni, Theodora
    Petrongonas, Evangelos
    Soudris, Dimitrios
    Pekmestzi, Kiamal
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2021, 20 (05)
  • [2] Approximate CNN Hardware Accelerators for Resource Constrained Devices
    Thejaswini, P.
    Suresh, Gautham
    Chiraag, V.
    Nandi, Sukumar
    IEEE ACCESS, 2025, 13 : 12542 - 12553
  • [3] Hardware-Software Codesign of DNN Accelerators using Approximate Posit Multipliers
    Glint, Tom
    Prasad, Kailash
    Dagli, Jinay
    Gandhi, Krishil
    Gupta, Aryan
    Patel, Vrajesh
    Shah, Neel
    Mekie, Joycee
    2023 28TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC, 2023, : 469 - 474
  • [4] High-Performance Accurate and Approximate Multipliers for FPGA-Based Hardware Accelerators
    Ullah, Salim
    Rehman, Semeen
    Shafique, Muhammad
    Kumar, Akash
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (02) : 211 - 224
  • [5] Positive/Negative Approximate Multipliers for DNN Accelerators
    Spantidi, Ourania
    Zervakis, Georgios
    Anagnostopoulos, Iraklis
    Amrouch, Hussain
    Henkel, Joerg
    2021 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN (ICCAD), 2021,
  • [6] Area-Optimized Low-Latency Approximate Multipliers for FPGA-based Hardware Accelerators
    Ullah, Salim
    Rehman, Semeen
    Prabakaran, Bharath Srinivas
    Kriebel, Florian
    Hanif, Muhammad Abdullah
    Shafique, Muhammad
    Kumar, Akash
    2018 55TH ACM/ESDA/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2018,
  • [7] Using truncated multipliers in DCT and IDCT hardware accelerators
    Walters, EG
    Arnold, MG
    Schulte, MJ
    ADVANCED SIGNAL PROCESSING ALGORITHMS, ARCHITECTURES, AND IMPLEMENTATIONS XIII, 2003, 5205 : 573 - 584
  • [8] Applicability of approximate multipliers in hardware neural networks
    Lotric, Uros
    Bulic, Patricio
    NEUROCOMPUTING, 2012, 96 : 57 - 65
  • [9] Hardware implementation of approximate multipliers for signal processing applications
    Konguvel E.
    Hariharan I.
    Sujatha R.
    Kannan M.
    International Journal of Wireless and Mobile Computing, 2022, 23 (3-4) : 302 - 309
  • [10] Automated Framework for Fast Synthesis of Approximate Hardware Accelerators
    Awais, Muhammad
    Platzner, Marco
    PROCEEDINGS OF THE 2022 IFIP/IEEE 30TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2022,