POCA: a PYNQ Offloaded Cryptographic Accelerator on Embedded FPGA-based Systems

被引:0
|
作者
Bertolini, Roberto A. [1 ]
Carloni, Filippo [1 ]
Conficconi, Davide [1 ]
Santambrogio, Marco Domenico [1 ]
机构
[1] Politecn Milan, Dipartimento Elettron Informat & Bioingn, Milan, Italy
关键词
HW/SW Library; Parallel AES; FPGA;
D O I
10.1109/IPDPSW63119.2024.00054
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The pervasiveness of embedded systems across edge and connected devices is challenging their design, as sharing data securely via AES encryption is computationally intensive. This work proposes POCA, an FPGA-accelerated HW/SW library that performs AES cryptographic primitives with different modes and the most used key sizes. The HW/SW approach of POCA showcases the benefits of accelerated cryptographic primitives and the flexibility of a unified platform interface across different embedded systems by exploiting the Python PYNQ framework. POCA matches the multicore ARM crypto extensions on an Ultrascale+ ZU3EG while overwhelming SW performance.
引用
收藏
页码:194 / 194
页数:1
相关论文
共 50 条
  • [1] Scalable FPGA-Based Convolutional Neural Network Accelerator for Embedded Systems
    Zhao, Jingyuan
    Yin, Zhendong
    Zhao, Yanlong
    Wu, Mingyang
    Xu, Mingdong
    [J]. 2019 4TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND APPLICATIONS (ICCIA 2019), 2019, : 36 - 40
  • [2] Reconfigurable FPGA-based hardware accelerator for embedded DSP
    Rubin, G.
    Omieljanowicz, M.
    Petrovsky, A.
    [J]. MIXDES 2007: Proceedings of the 14th International Conference on Mixed Design of Integrated Circuits and Systems:, 2007, : 147 - 151
  • [3] Towards a Configurable Many-core Accelerator for FPGA-based Embedded Systems
    Ramirez, Marco
    Daneshtalab, Masoud
    Liljeberg, Pasi
    Plosila, Juha
    [J]. 2013 8TH INTERNATIONAL WORKSHOP ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2013,
  • [4] Sorting units for FPGA-based embedded systems
    Marcelino, Rui
    Neto, Horacio
    Cardoso, Joao M. P.
    [J]. DISTRIBUTED EMBEDDED SYSTEMS: DESIGN, MIDDLEWARE AND RESOURCES, 2008, : 11 - 22
  • [5] Configuration compression for FPGA-based embedded systems
    Dandalis, A
    Prasanna, VK
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (12) : 1394 - 1398
  • [6] Managing Security in FPGA-Based Embedded Systems
    Huffmire, Ted
    Brotherton, Brett
    Sherwood, Timothy
    Kastner, Ryan
    Levin, Timothy
    Nguyen, Thuy D.
    Irvine, Cynthia
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2008, 25 (06): : 590 - 598
  • [7] FPGA-Based Hardware Accelerator for an Embedded Factor Graph with Configurable Optimization
    Sugiarto, Indar
    Axenie, Cristian
    Conradt, Joerg
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (02)
  • [8] A distributed platform for integration of FPGA-based embedded systems
    Morais, Daniel C.
    Nascimento, Tiago P.
    Brito, Alisson V.
    Silva, Thiago Werlley B.
    Melcher, Elmar U. K.
    [J]. 2016 VI BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEMS ENGINEERING (SBESC 2016), 2016, : 86 - 92
  • [9] Investigation of transient effects on FPGA-based embedded systems
    Bakhoda, A
    Miremadi, SG
    Zarandi, HR
    [J]. ICESS 2005: SECOND INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS, 2005, : 231 - 236
  • [10] Hardware Decompression Techniques for FPGA-Based Embedded Systems
    Koch, Dirk
    Beckhoff, Christian
    Teich, Juergen
    [J]. ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2009, 2 (02)