Design and Implementation of FPGA-based Digitally Controlled Quadratic Buck Converter

被引:0
|
作者
Zhao, Yanming [1 ]
Cen, Honglei [1 ]
Nie, Jing [1 ]
Liu, Zichen [1 ]
Cai, Qiang [1 ]
机构
[1] Shihezi Univ, Dept Mech & Elect Engn, Shihezi City, Peoples R China
关键词
Quadratic Buck; Digital Switching Power; Discrete PID Controller;
D O I
10.1109/ICEPT59018.2023.10492089
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Current electronic equipment has higher requirements for power supply performance. Traditional switching power supplies have the disadvantages of a single control method, complex circuit structure and low accuracy. Digital control technology can improve the reliability and stability of the system and achieve flexible control algorithms. Based on this, this paper proposes a digital switching power supply based on FPGA control. The main content of this paper is to design an FPGA-based digitally controlled quadratic buck DC-DC converter using the voltage feedback PWM control mode, including the design of the main circuit parameters, the design of the analogue-to-digital converter parameters, the design of the discrete PID controller and the design of the discrete PWM generator. Among them, the main circuit components are analysed and designed based on their output voltage ripple, then, the small signal model of the system is established through the state space averaging model to derive the small signal transfer function from control to output, and the resolution of the analogue-to-digital converter is determined on the basis of the main circuit design; the design of the discrete PID controller is to first design the continuous domain PID controller, and then converted to a discrete domain PID controller controller.The DPWM generator is designed according to the system accuracy requirements, the resolution requirements are determined and the counting method is used for the design. The control strategy is therefore feasible and the overall performance of the system meets the design requirements.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Digitally controlled buck converter
    Gleich, D
    Milanovic, M
    Uran, S
    Mihalic, F
    [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5, PROCEEDINGS, 2004, : 944 - 947
  • [2] Design and Implementation of Fully Integrated Digitally Controlled Current-Mode Buck Converter
    Chan, Man Pun
    Mok, Philip K. T.
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (08) : 1980 - 1991
  • [3] Design and implementation of a digitally controlled single-inductor dual-output (SIDO) buck converter
    Tsai, Chien-Hung
    Yang, Chun-Hung
    Leng, Chi-Wai
    [J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2014, 42 (03) : 221 - 237
  • [4] Conducted-Noise Characteristics of a Digitally-Controlled Randomly-Switched DC-DC Converter with an FPGA-Based Implementation
    Dousoky, Gamal M.
    Shoyama, Masahito
    Ninomiya, Tamotsu
    [J]. JOURNAL OF POWER ELECTRONICS, 2010, 10 (03) : 228 - 234
  • [5] FPGA-based digital network analyzer for digitally controlled SMPS
    Miao, Botao
    Zane, Regan
    Maksimovic, Dragan
    [J]. PROCEEDINGS OF THE 2006 IEEE WORKSHOP ON COMPUTERS IN POWER ELECTRONICS, 2006, : 240 - +
  • [6] FPGA-based digital voltage-current controller for a buck converter
    Carrejo, C. E.
    Vidal-Idiarte, E.
    Estibals, B.
    Alonso, C.
    [J]. IECON 2010: 36TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2010,
  • [7] Modelling, design and implementation of quadratic buck converter for low power applications
    Yadlapalli, Ravindranath Tagore
    Kotapati, Anuradha
    [J]. International Journal of Power Electronics, 2020, 11 (03): : 322 - 338
  • [8] An FPGA-based Implementation Method for Quadratic Spiking Neuron Model
    Lin, Xianghong
    Lu, Han
    Pi, Xiaomei
    Wang, Xiangwen
    [J]. 2020 11TH IEEE ANNUAL UBIQUITOUS COMPUTING, ELECTRONICS & MOBILE COMMUNICATION CONFERENCE (UEMCON), 2020, : 621 - 627
  • [9] Analysis and design of a current mode buck converter with digitally controlled output voltage
    Alexandru, Iordache Cosmin
    Mircea, Bodea
    [J]. 2019 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS 2019), 42ND EDITION, 2019, : 309 - 312
  • [10] A design for an FPGA-based implementation of Rijndael cipher
    Abdelhalim, MB
    Aslan, HK
    Farouk, H
    [J]. ENABLING TECHNOLOGIES FOR THE NEW KNOWLEDGE SOCIETY, 2005, : 897 - 912