共 50 条
- [1] Digitally controlled buck converter [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5, PROCEEDINGS, 2004, : 944 - 947
- [5] FPGA-based digital network analyzer for digitally controlled SMPS [J]. PROCEEDINGS OF THE 2006 IEEE WORKSHOP ON COMPUTERS IN POWER ELECTRONICS, 2006, : 240 - +
- [6] FPGA-based digital voltage-current controller for a buck converter [J]. IECON 2010: 36TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2010,
- [7] Modelling, design and implementation of quadratic buck converter for low power applications [J]. International Journal of Power Electronics, 2020, 11 (03): : 322 - 338
- [8] An FPGA-based Implementation Method for Quadratic Spiking Neuron Model [J]. 2020 11TH IEEE ANNUAL UBIQUITOUS COMPUTING, ELECTRONICS & MOBILE COMMUNICATION CONFERENCE (UEMCON), 2020, : 621 - 627
- [9] Analysis and design of a current mode buck converter with digitally controlled output voltage [J]. 2019 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS 2019), 42ND EDITION, 2019, : 309 - 312
- [10] A design for an FPGA-based implementation of Rijndael cipher [J]. ENABLING TECHNOLOGIES FOR THE NEW KNOWLEDGE SOCIETY, 2005, : 897 - 912