Charge trapping layer enabled high-performance E-mode GaN HEMTs and monolithic integration GaN inverters

被引:1
|
作者
Jiang, Yang [1 ,2 ]
Du, FangZhou [1 ]
Wen, KangYao [1 ]
He, JiaQi [1 ]
Wang, PeiRan [1 ]
Li, MuJun [1 ]
Tang, ChuYing [1 ]
Zhang, Yi [1 ,2 ]
Wang, ZhongRui [2 ]
Wang, Qing [1 ,3 ]
Yu, HongYu [1 ,3 ]
机构
[1] Southern Univ Sci & Technol, Sch Microelect, Shenzhen 518055, Peoples R China
[2] Univ Hong Kong, Dept Elect & Elect Engn, Pokfulam Rd, Hong Kong 999077, Peoples R China
[3] Southern Univ Sci & Technol, Minist Educ, Engn Res Ctr Integrated Circuits Next Generat Comm, Shenzhen 518055, Peoples R China
基金
中国国家自然科学基金;
关键词
BARRIER ALGAN/GAN HETEROSTRUCTURE; RECESS-FREE TECHNOLOGY; MIS-HEMTS; POWER DEVICES; GATE; INTERFACE; OPERATION;
D O I
10.1063/5.0208817
中图分类号
O59 [应用物理学];
学科分类号
摘要
In this work, high threshold voltage and breakdown voltage E-mode GaN HEMTs using an Al:HfOx-based charge trapping layer (CTL) are presented. The developed GaN HEMTs exhibit a wide threshold modulation range of Delta V-TH similar to 17.8 V, which enables the achievement of enhancement-mode (E-mode) operation after initialization process owing to the high charge storage capacity of the Al:HfOx layer. The E-mode GaN HEMTs exhibit a high positive V-TH of 8.4 V, a high I-DS,I-max of 466 mA/mm, a low R-ON of 10.49 Omega mm, and a high on/off ratio of similar to 10(9). Moreover, the off-state breakdown voltage reaches up to 1100 V, which is primarily attributed to in situ O-3 pretreatment effectively suppressing and blocking leakage current. Furthermore, thanks to the V-TH of GaN HEMTs being tunable by initialization voltage using the proposed CTL scheme, we prove that the direct-coupled FET logic-integrated GaN inverters can operate under a variety of conditions (beta = 10-40 and V-DD = 3-15 V) with commendable output swing and noise margins. These results present a promising approach toward realizing the monolithic integration of GaN devices for power IC applications.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] High-performance E-mode AlGaN/GaN HEMTs
    Palacios, T.
    Suh, C. -S.
    Chakraborty, A.
    Keller, S.
    DenBaars, S. P.
    Mishra, U. K.
    [J]. IEEE ELECTRON DEVICE LETTERS, 2006, 27 (06) : 428 - 430
  • [2] ESD-failure of E-mode GaN HEMTs: Role of device geometry and charge trapping
    Canato, E.
    Meneghini, M.
    Nardo, A.
    Masin, F.
    Barbato, A.
    Barbato, M.
    Stockman, A.
    Banerjee, A.
    Moens, P.
    Zanoni, E.
    Meneghesso, G.
    [J]. MICROELECTRONICS RELIABILITY, 2019, 100
  • [3] The Effect of Fluorine Doping in the Charge Trapping Layer on Device Characteristics and Reliability of E-Mode GaN MIS-HEMTs
    Yang, Tsung-Ying
    Wu, Sih-Rong
    Wu, Jui-Sheng
    Liang, Yan-Kui
    Kuo, Mei-Yan
    Iwai, Hiroshi
    Chang, Edward-Yi
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (06) : 3603 - 3608
  • [4] Progress of GaN-based E-mode HEMTs
    Huang, Huolin
    Lei, Yun
    Sun, Nan
    [J]. JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2024, 57 (41)
  • [5] Monolithic Integration of D/E-mode Tri-gate AlGaN/GaN MIS-HEMTs for Power ICs
    Li, Ang
    Wang, Weisheng
    Li, Fan
    Zhu, Yuhao
    Zhang, Yuanlei
    Liu, Wen
    Yu, GuoHao
    Zeng, Zhongming
    Zhang, Baoshun
    [J]. 2024 36TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND IC S, ISPSD 2024, 2024, : 371 - 373
  • [6] High-performance nanowire-based E-mode Power GaN MOSHEMTs
    Nela, Luca
    Zhu, Minghua
    Ma, Jun
    Matioli, Elison
    [J]. 2019 COMPOUND SEMICONDUCTOR WEEK (CSW), 2019,
  • [7] Ferroelectric Gate AlGaN/GaN E-Mode HEMTs With High Transport and Sub-Threshold Performance
    Zhu, Jiejie
    Chen, Lixiang
    Jiang, Jie
    Lu, Xiaoli
    Yang, Ling
    Hou, Bin
    Liao, Min
    Zhou, Yichun
    Ma, Xiaohua
    Hao, Yue
    [J]. IEEE ELECTRON DEVICE LETTERS, 2018, 39 (01) : 79 - 82
  • [8] Monolithic Integration of E/D-Mode AlGaN/GaN MIS-HEMTs
    Kong, Yuechan
    Zhou, Jianjun
    Kong, Cen
    Zhang, Youtao
    Dong, Xun
    Lu, Haiyan
    Chen, Tangsheng
    Yang, Naibin
    [J]. IEEE ELECTRON DEVICE LETTERS, 2014, 35 (03) : 336 - 338
  • [9] Monolithic Integration of GaN-Based NMOS Digital Logic Gate Circuits with E-Mode Power GaN MOSHEMTs
    Zhu, Minghua
    Matioli, Elison
    [J]. PRODCEEDINGS OF THE 2018 IEEE 30TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2018, : 236 - 239
  • [10] Impact of Substrate Resistivity on the Vertical Leakage, Breakdown, and Trapping in GaN-on-Si E-Mode HEMTs
    Borga, Matteo
    Meneghini, Matteo
    Stoffels, Steve
    Li, Xiangdong
    Posthuma, Niels
    Van Hove, Marleen
    Decoutere, Stefaan
    Meneghesso, Gaudenzio
    Zanoni, Enrico
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (07) : 2765 - 2770