A Study of Physical Unclonable Function by Dielectric Breakdown in High-κ Metal Gate Device

被引:0
|
作者
Lin, Geng-Shiu [1 ]
King, Ya-Chin [1 ]
Lin, Chrong-Jung [1 ]
机构
[1] Natl Tsing Hua Univ, Inst Elect Engn, Microelect Lab, Hsinchu, Taiwan
来源
2024 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI TSA | 2024年
关键词
dielectric breakdown; high-kappa metal gate; physical unclonable function;
D O I
10.1109/VLSITSA60681.2024.10546409
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A complementary 3T-PUF cell is proposed and implemented by 28nm High-kappa Metal Gate (HKMG) CMOS logic process. The new PUF cell takes use of gate dielectric breakdown on either side of the center transistor arbitrarily with self-inhibit mechanism, the cell can create and store uniquely random data. A unique negative bias read achieves the clear distribution of resistive states so that it can be established. Experiments show that the complementary 3T-PUF cell provides good data stability after long-term read stress and high temperature bake. The uniqueness and randomness of PUF array are further evaluated by Hamming-Distance (HD) and following Hamming-Weight (HW).
引用
收藏
页数:2
相关论文
共 50 条
  • [1] Effects of high-κ gate dielectric materials on metal and silicon gate workfunctions
    Yeo, YC
    Ranade, P
    King, TJ
    Hu, CM
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (06) : 342 - 344
  • [2] High-κ gate dielectric materials
    Wallace, RM
    Wilk, G
    MRS BULLETIN, 2002, 27 (03) : 192 - 197
  • [3] Temperature Effects on Breakdown Characteristics of High-κ Gate Dielectrics With Metal Gates
    Rahim, Nilufa
    Misra, Durgamadhab
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2008, 8 (04) : 689 - 693
  • [4] High mobility strained Ge PMOSFETs with high-κ gate dielectric and metal gate on Si substrate
    Donnelly, J. P.
    Kelly, D. Q.
    Garcia-Gutierrez, D. I.
    Jose-Yacaman, M.
    Banerjee, S. K.
    ELECTRONICS LETTERS, 2008, 44 (03) : 240 - U24
  • [5] Dielectric Breakdown in High-K Metal Gate: Measurement, Device Level Model and Application to Circuit
    Cacho, F.
    Angot, D.
    Saliva, M.
    Mora, P.
    Rafik, M.
    Federspiel, X.
    Roy, D.
    Huard, V.
    2012 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2012, : 140 - 143
  • [6] Physical analysis of breakdown in high-κ/metal gate stacks using TEM/EELS and STM for reliability enhancement (invited)
    Pey, Kin Leong
    Raghavan, Nagarajan
    Wu, Xing
    Liu, Wenhu
    Li, Xiang
    Bosman, Michel
    Shubhakar, Kalya
    Lwin, Zin Zar
    Chen, Yining
    Qin, Hailang
    Kauerauf, Thomas
    MICROELECTRONIC ENGINEERING, 2011, 88 (07) : 1365 - 1372
  • [7] High work-function metal gate and high-κ dielectrics for charge trap flash memory device applications
    Jeon, S
    Han, JH
    Lee, JH
    Choi, S
    Hwang, H
    Kim, C
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (12) : 2654 - 2659
  • [8] High work-function metal gate and high-κ dielectrics for charge trap flash memory device applications
    Jeon, S
    Han, JH
    Lee, J
    Choi, CJ
    Choi, S
    Hwang, H
    Kim, C
    PROCEEDINGS OF ESSDERC 2005: 35TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2005, : 325 - 328
  • [9] New Insight into the TDDB and Post Breakdown Reliability of Novel High-κ Gate Dielectric Stacks
    Pey, K. L.
    Raghavan, N.
    Li, X.
    Liu, W. H.
    Shubhakar, K.
    Wu, X.
    Bosman, M.
    2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2010, : 354 - 363
  • [10] AC Device Variability in High-κ Metal-Gate CMOS Technology
    Jenkins, Keith A.
    Balakrishnan, Karthik
    Lee, Dongsoo
    Narayanan, Vijay
    IEEE ELECTRON DEVICE LETTERS, 2019, 40 (01) : 13 - 16