Harmonic-NAS: Hardware-Aware Multimodal Neural Architecture Search on Resource-constrained Devices

被引:0
|
作者
Ghebriout, Mohamed Imed Eddine [1 ]
Bouzidi, Halima [2 ]
Niar, Smail [3 ]
Ouarnoughi, Hamza [3 ]
机构
[1] Higher Natl Sch Comp Sci ESI Ex INI, Algiers, Algeria
[2] Univ Polytech Hauts France, LAMIH, CNRS, Valenciennes, France
[3] Univ Polytech Hauts France, LAMIH, CNRS, INSA Hauts France, Valenciennes, France
关键词
Multimodal Learning; Data Fusion; Neural Architecture Search; Edge Computing;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The recent surge of interest surrounding Multimodal Neural Networks (MM-NN) is attributed to their ability to effectively process and integrate multiscale information from diverse data sources. MM-NNs extract and fuse features from multiple modalities using adequate unimodal backbones and specific fusion networks. Although this helps strengthen the multimodal information representation, designing such networks is labor-intensive. It requires tuning the architectural parameters of the unimodal backbones, choosing the fusing point, and selecting the operations for fusion. Furthermore, multimodality AI is emerging as a cutting-edge option in Internet of Things (IoT) systems where inference latency and energy consumption are critical metrics in addition to accuracy. In this paper, we propose Harmonic-NAS1, a framework for the joint optimization of unimodal backbones and multimodal fusion networks with hardware awareness on resource-constrained devices. Harmonic-NAS involves a two-tier optimization approach for the unimodal backbone architectures and fusion strategy and operators. By incorporating the hardware dimension into the optimization, evaluation results on various devices and multimodal datasets have demonstrated the superiority of Harmonic-NAS over state-of-the-art approaches achieving up to similar to 10.9% accuracy improvement, similar to 1.91x latency reduction, and similar to 2.14x energy efficiency gain.
引用
收藏
页数:16
相关论文
共 50 条
  • [1] Resource-Constrained Neural Architecture Search on Edge Devices
    Lyu, Bo
    Yuan, Hang
    Lu, Longfei
    Zhang, Yunye
    IEEE TRANSACTIONS ON NETWORK SCIENCE AND ENGINEERING, 2022, 9 (01): : 134 - 142
  • [2] HGNAS: Hardware-Aware Graph Neural Architecture Search for Edge Devices
    Zhou, Ao
    Yang, Jianlei
    Qi, Yingjie
    Qiao, Tong
    Shi, Yumeng
    Duan, Cenlin
    Zhao, Weisheng
    Hu, Chunming
    IEEE Transactions on Computers, 2024, 73 (12) : 2693 - 2707
  • [3] S3NAS: Fast Hardware-Aware Neural Architecture Search Methodology
    Lee, Jaeseong
    Rhim, Jungsub
    Kang, Duseok
    Ha, Soonhoi
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (11) : 4826 - 4836
  • [4] Fast Hardware-Aware Neural Architecture Search
    Zhang, Li Lyna
    Yang, Yuqing
    Jiang, Yuhang
    Zhu, Wenwu
    Liu, Yunxin
    2020 IEEE/CVF CONFERENCE ON COMPUTER VISION AND PATTERN RECOGNITION WORKSHOPS (CVPRW 2020), 2020, : 2959 - 2967
  • [5] Neural Architecture Search for Resource-Constrained Internet of Things Devices
    Cardoso-Pereira, Isadora
    Lobo-Pappa, Gisele
    Ramos, Heitor S.
    26TH IEEE SYMPOSIUM ON COMPUTERS AND COMMUNICATIONS (IEEE ISCC 2021), 2021,
  • [6] Hardware-Aware Neural Architecture Search: Survey and Taxonomy
    Benmeziane, Hadjer
    El Maghraoui, Kaoutar
    Ouarnoughi, Hamza
    Niar, Smail
    Wistuba, Martin
    Wang, Naigang
    PROCEEDINGS OF THE THIRTIETH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, IJCAI 2021, 2021, : 4322 - 4329
  • [7] Neural architecture search for resource constrained hardware devices: A survey
    Yang, Yongjia
    Zhan, Jinyu
    Jiang, Wei
    Jiang, Yucheng
    Yu, Antai
    IET CYBER-PHYSICAL SYSTEMS: THEORY & APPLICATIONS, 2023, 8 (03) : 149 - 159
  • [8] Evolution of Hardware-Aware Neural Architecture Search on the Edge
    Richey, Blake
    Clay, Mitchell
    Grecos, Christos
    Shirvaikar, Mukul
    REAL-TIME IMAGE PROCESSING AND DEEP LEARNING 2023, 2023, 12528
  • [9] ESC-NAS: Environment Sound Classification Using Hardware-Aware Neural Architecture Search for the Edge
    Ranmal, Dakshina
    Ranasinghe, Piumini
    Paranayapa, Thivindu
    Meedeniya, Dulani
    Perera, Charith
    SENSORS, 2024, 24 (12)
  • [10] TAS: Ternarized Neural Architecture Search for Resource-Constrained Edge Devices
    Loni, Mohammad
    Mousavi, Hamid
    Riazati, Mohammad
    Daneshtalab, Masoud
    Sjodin, Mikael
    PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 1115 - 1118