Processing-in-Memory Architecture with Precision-Scaling for Malware Detection

被引:0
|
作者
Kasarapu, Sreenitha [1 ]
Bavikadi, Sathwika [1 ]
Dinakarrao, Sai Manoj Pudukotai [1 ]
机构
[1] George Mason Univ, Dept Elect & Comp Engn, Fairfax, VA 22030 USA
关键词
D O I
10.1109/VLSID60093.2024.00094
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The wide adaptations of embedded systems in multiple fields have led to smart connectivity across devices and enhanced computation capabilities. Despite the vast applications in different areas, embedded systems face huge security threats. One of the critical security vulnerabilities is caused by malicious software a.k.a malware. Successful malware detection by employing Machine Learning (ML) is widely adopted in many systems. One of the prominent challenges in implementing neural network (NN) architectures is the requirement to have a large number of computational resources. Furthermore, the frequent movement of data between logic and memory units adds large overheads. Conversely, the IoT and edge devices are often limited in terms of the number of available resources. As a panacea, we introduce a PIM-based architecture to address such concerns and improve memory access latency. Such a paradigm further enriches the malware detection latency by mitigating the data transfer latency. To further improve the throughput and energy consumption, we employ precision scaling for the PIM-based malware detection in this work. We observe a malware detection accuracy of 98% with the proposed technique. Our proposed PIM architecture has 1.09x higher throughput than other traditional PIM architectures. Furthermore, precision scaling and PIM improve the energy efficiency by 1.5x compared to the fullprecision operation without any penalty in performance.
引用
收藏
页码:529 / 534
页数:6
相关论文
共 50 条
  • [1] Look-up-Table Based Processing-in-Memory Architecture With Programmable Precision-Scaling for Deep Learning Applications
    Sutradhar, Purab Ranjan
    Bavikadi, Sathwika
    Connolly, Mark
    Prajapati, Savankumar
    Indovina, Mark A.
    Dinakarrao, Sai Manoj Pudukotai
    Ganguly, Amlan
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2022, 33 (02) : 263 - 275
  • [2] pPIM: A Programmable Processor-in-Memory Architecture With Precision-Scaling for Deep Learning
    Sutradhar, Purab Ranjan
    Connolly, Mark
    Bavikadi, Sathwika
    Pudukotai Dinakarrao, Sai Manoj
    Indovina, Mark A.
    Ganguly, Amlan
    IEEE COMPUTER ARCHITECTURE LETTERS, 2020, 19 (02) : 118 - 121
  • [3] PIMCH: Cooperative Memory Prefetching in Processing-In-Memory Architecture
    Xui, Sheng
    Wang, Ying
    Han, Yinhe
    Li, Xiaowei
    2018 23RD ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2018, : 209 - 214
  • [4] Active Memory Cube: A processing-in-memory architecture for exascale systems
    Nair, R.
    Antao, S. F.
    Bertolli, C.
    Bose, P.
    Brunheroto, J. R.
    Chen, T.
    Cher, C. -Y.
    Costa, C. H. A.
    Doi, J.
    Evangelinos, C.
    Fleischer, B. M.
    Fox, T. W.
    Gallo, D. S.
    Grinberg, L.
    Gunnels, J. A.
    Jacob, A. C.
    Jacob, P.
    Jacobson, H. M.
    Karkhanis, T.
    Kim, C.
    Moreno, J. H.
    O'Brien, J. K.
    Ohmacht, M.
    Park, Y.
    Prener, D. A.
    Rosenburg, B. S.
    Ryu, K. D.
    Sallenave, O.
    Serrano, M. J.
    Siegl, P. D. M.
    Sugavanam, K.
    Sura, Z.
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2015, 59 (2-3)
  • [5] Reconfigurable Processing-in-Memory Architecture for Data Intensive Applications
    Bavikadi, Sathwika
    Sutradhar, Purab Ranjan
    Ganguly, Amlan
    Dinakarrao, Sai Manoj Pudukotai
    PROCEEDINGS OF THE 37TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, VLSID 2024 AND 23RD INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, ES 2024, 2024, : 222 - 227
  • [6] Study on Processing-in-Memory Technology based on Dataflow Architecture
    Choi, Kyu Hyun
    Hwang, Taeho
    2022 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2022,
  • [7] Exploiting Parallelism for Convolutional Connections in Processing-In-Memory Architecture
    Wang, Yi
    Zhang, Mingxu
    Yang, Jing
    PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2017,
  • [8] A Customized Processing-in-Memory Architecture for Biological Sequence Alignment
    Akbari, Nasrin
    Modarressi, Mehdi
    Daneshtalab, Masoud
    Loni, Mohammad
    2018 IEEE 29TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2018, : 158 - 165
  • [9] GraphH: A Processing-in-Memory Architecture for Large-Scale Graph Processing
    Dai, Guohao
    Huang, Tianhao
    Chi, Yuze
    Zhao, Jishen
    Sun, Guangyu
    Liu, Yongpan
    Wang, Yu
    Xie, Yuan
    Yang, Huazhong
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 38 (04) : 640 - 653
  • [10] Implementation of a Low-Overhead Processing-in-Memory Architecture
    Jang, Young-Jong
    Kim, Byung-Soo
    Kim, Dong-Sun
    Hwang, Tae-ho
    2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 185 - 186