共 50 条
- [1] Word-level symbolic simulation in processor verification IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2004, 151 (05): : 356 - 366
- [2] Using Word-Level Information in Formal Hardware Verification Automation and Remote Control, 2004, 65 : 963 - 977
- [4] Formal verification of word-level specifications DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 52 - 58
- [6] Symbolic trajectory evaluation for word-level verification: theory and implementation Formal Methods in System Design, 2017, 50 : 317 - 352
- [7] WoLFram - A Word Level Framework for Formal Verification RSP 2009: TWENTIETH IEEE/IFIP INTERNATIONAL SYMPOSIUM ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2009, : 11 - 17
- [8] Application of formal word-level analysis to constrained random simulation COMPUTER AIDED VERIFICATION, 2008, 5123 : 487 - +
- [9] Word-Level Symbolic Trajectory Evaluation COMPUTER AIDED VERIFICATION, CAV 2015, PT II, 2015, 9207 : 128 - 143
- [10] Formal verification of high-level conformance with symbolic simulation HLDVT'05: TENTH ANNUAL IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2005, : 153 - 159