WASIM: A Word-level Abstract Symbolic Simulation Framework for Hardware Formal Verification

被引:1
|
作者
Fang, Wenji [1 ]
Zhang, Hongce [1 ,2 ]
机构
[1] Hong Kong Univ Sci & Technol Guangzhou, Guangzhou, Peoples R China
[2] Hong Kong Univ Sci & Technol, Hong Kong, Peoples R China
关键词
Formal verification; symbolic simulation; abstraction refinement;
D O I
10.1007/978-3-031-30820-8_2
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
This paper demonstrates the design and usage of WASIM, a word-level abstract symbolic simulation framework with pluggable abstraction/refinement functions. WASIM is useful in the formal verification of functional properties on register-transfer level (RTL) hardware designs. Users can control the symbolic simulation process and tune the level of abstraction by interacting with WASIM through its Python API. WASIM can be used to directly check formal properties on symbolic traces or to extract useful fragments from symbolic representations to construct safe inductive invariants as a correctness certificate. We demonstrate the utility of WASIM on the verification of two pipelined hardware designs. WASIM and the case studies are available under open-source license at: [9].
引用
收藏
页码:11 / 18
页数:8
相关论文
共 50 条
  • [1] Word-level symbolic simulation in processor verification
    Alizadeh, B
    Navabi, Z
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2004, 151 (05): : 356 - 366
  • [2] Using Word-Level Information in Formal Hardware Verification
    R. Drechsler
    Automation and Remote Control, 2004, 65 : 963 - 977
  • [4] Formal verification of word-level specifications
    Höreth, S
    Drechsler, R
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 52 - 58
  • [5] Symbolic trajectory evaluation for word-level verification: theory and implementation
    Chakraborty, Supratik
    Khasidashvili, Zurab
    Seger, Carl-Johan H.
    Gajavelly, Rajkumar
    Haldankar, Tanmay
    Chhatani, Dinesh
    Mistry, Rakesh
    FORMAL METHODS IN SYSTEM DESIGN, 2017, 50 (2-3) : 317 - 352
  • [6] Symbolic trajectory evaluation for word-level verification: theory and implementation
    Supratik Chakraborty
    Zurab Khasidashvili
    Carl-Johan H. Seger
    Rajkumar Gajavelly
    Tanmay Haldankar
    Dinesh Chhatani
    Rakesh Mistry
    Formal Methods in System Design, 2017, 50 : 317 - 352
  • [7] WoLFram - A Word Level Framework for Formal Verification
    Suelflow, Andre
    Kuehne, Ulrich
    Fey, Goerschwin
    Grosse, Daniel
    Drechsler, Rolf
    RSP 2009: TWENTIETH IEEE/IFIP INTERNATIONAL SYMPOSIUM ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2009, : 11 - 17
  • [8] Application of formal word-level analysis to constrained random simulation
    Kim, Hyondeuk
    Jin, Hoonsang
    Ravi, Kavita
    Spacek, Petr
    Pierce, John
    Kurshan, Bob
    Somenzi, Fabio
    COMPUTER AIDED VERIFICATION, 2008, 5123 : 487 - +
  • [9] Word-Level Symbolic Trajectory Evaluation
    Chakraborty, Supratik
    Khasidashvili, Zurab
    Seger, Carl-Johan H.
    Gajavelly, Rajkumar
    Haldankar, Tanmay
    Chhatani, Dinesh
    Mistry, Rakesh
    COMPUTER AIDED VERIFICATION, CAV 2015, PT II, 2015, 9207 : 128 - 143
  • [10] Formal verification of high-level conformance with symbolic simulation
    Kaivola, R
    Naik, A
    HLDVT'05: TENTH ANNUAL IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2005, : 153 - 159