TA-GATES: An Encoding Scheme for Neural Network Architectures

被引:0
|
作者
Ning, Xuefei [1 ,2 ]
Zhou, Zixuan [1 ]
Zhao, Junbo [1 ]
Zhao, Tianchen [1 ]
Deng, Yiping [2 ]
Tang, Changcheng [3 ]
Liang, Shuang [3 ]
Yang, Huazhong [1 ]
Wang, Yu [1 ]
机构
[1] Tsinghua Univ, Dept Elect Engn, Beijing, Peoples R China
[2] Huawei, TCS Lab, Shenzhen, Peoples R China
[3] Novauto Technol Co Ltd, Beijing, Peoples R China
基金
中国国家自然科学基金;
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Neural architecture search tries to shift the manual design of neural network (NN) architectures to algorithmic design. In these cases, the NN architecture itself can be viewed as data and needs to be modeled. A better modeling could help explore novel architectures automatically and open the black box of automated architecture design. To this end, this work proposes a new encoding scheme for neural architectures, the Training-Analogous Graph-based ArchiTecture Encoding Scheme (TA-GATES). TA-GATES encodes an NN architecture in a way that is analogous to its training. Extensive experiments demonstrate that the flexibility and discriminative power of TA-GATES lead to better modeling of NN architectures. We expect our methodology of explicitly modeling the NN training process to benefit broader automated deep learning systems. The code is available at https://github.com/walkerning/aw_nas.
引用
收藏
页数:15
相关论文
共 50 条
  • [1] Evolutionary design of neural network architectures using a descriptive encoding language
    Jung, Jae-Yoon
    Reggia, James A.
    [J]. IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, 2006, 10 (06) : 676 - 688
  • [2] Evolutionary ordered neural network with a linked-list encoding scheme
    Lee, CH
    Kim, JH
    [J]. 1996 IEEE INTERNATIONAL CONFERENCE ON EVOLUTIONARY COMPUTATION (ICEC '96), PROCEEDINGS OF, 1996, : 665 - 669
  • [3] Protein secondary structure prediction using different encoding schemes and neural network architectures
    Zhong, W
    Pan, Y
    Harrison, R
    Tai, PC
    [J]. DATA MINING AND KNOWLEDGE DISCOVERY: THEORY, TOOLS, AND TECHNOLOGY VI, 2004, 5433 : 74 - 79
  • [4] Neural network Architectures and learning
    Wilamowski, BM
    [J]. 2003 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2003, : TU1 - TU12
  • [5] Lattices of neural network architectures
    Holena, Martin
    [J]. Neural Network World, 1994, 4 (04) : 435 - 464
  • [6] Initialization of neural network architectures
    Kubat, M
    Koprinska, I
    [J]. SECOND INTERNATIONAL CONFERENCE ON NONLINEAR PROBLEMS IN AVIATION & AEROSPACE VOL 1 AND 2, 1999, : 373 - 380
  • [7] Non-direct encoding method based on cellular automata to design neural network architectures
    Gutiérrez, G
    Sanchis, A
    Isasi, P
    Molina, JM
    Galván, IM
    [J]. COMPUTING AND INFORMATICS, 2005, 24 (03) : 225 - 247
  • [8] Two -Step Spike Encoding Scheme and Architecture for Highly Sparse Spiking -Neural -Network
    Kim, Sangyeob
    Kim, Sangj In
    Um, Soyeon
    Kim, Soyeon
    Yoo, Hoi-Jun
    [J]. 2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [9] Neural network with deep learning architectures
    Patel, Hima
    Thakkar, Amit
    Pandya, Mrudang
    Makwana, Kamlesh
    [J]. JOURNAL OF INFORMATION & OPTIMIZATION SCIENCES, 2018, 39 (01): : 31 - 38
  • [10] Optimizing Convolutional Neural Network Architectures
    Balderas, Luis
    Lastra, Miguel
    Benitez, Jose M.
    [J]. MATHEMATICS, 2024, 12 (19)