On Protecting SPHINCS+ Against Fault Attacks

被引:0
|
作者
Genêt, Aymeric [1 ,2 ]
机构
[1] EPFL, Lausanne, Switzerland
[2] Nagra Kudelski Group, Cheseaux-sur-Lausanne, Switzerland
关键词
Authentication - Electronic document identification systems - Network security;
D O I
10.46586/tches.v2023.i2.80-114
中图分类号
学科分类号
摘要
SPHINCS+ is a hash-based digital signature scheme that was selected by NIST in their post-quantum cryptography standardization process. The establishment of a universal forgery on the seminal scheme SPHINCS was shown to be feasible in practice by injecting a fault when the signing device constructs any non-top subtree. Ever since the attack has been made public, little effort was spent to protect the SPHINCS family against attacks by faults. This paper works in this direction in the context of SPHINCS+ and analyzes the current algorithms that aim to prevent fault-based forgeries. First, the paper adapts the original attack to SPHINCS+ reinforced with randomized signing and extends the applicability of the attack to any combination of faulty and valid signatures. Considering the adaptation, the paper then presents a thorough analysis of the attack. In particular, the analysis shows that, with high probability, the security guarantees of SPHINCS+ significantly drop when a single random bit flip occurs anywhere in the signing procedure and that the resulting faulty signature cannot be detected with the verification procedure. The paper shows both in theory and experimentally that the countermeasures based on caching the intermediate W-OTS+ s offer a marginally greater protection against unintentional faults, and that such countermeasures are circumvented with a tolerable number of queries in an active attack. Based on these results, the paper recommends real-world deployments of SPHINCS+ to implement redundancy checks. © 2023, Ruhr-University of Bochum. All rights reserved.
引用
收藏
页码:80 / 114
相关论文
共 50 条
  • [1] The SPHINCS+ Signature Framework
    Bernstein, Daniel J.
    Huelsing, Andreas
    Koelbl, Stefan
    Niederhagen, Ruben
    Rijneveld, Joost
    Schwabe, Peter
    [J]. PROCEEDINGS OF THE 2019 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'19), 2019, : 2129 - 2146
  • [2] Impeccable Keccak-Towards Fault Resilient SPHINCS+ Implementations
    Gavrilan, Ivan
    Oberhansl, Felix
    Wagner, Alexander
    Strieder, Emanuele
    Zankl, Andreas
    [J]. IACR Transactions on Cryptographic Hardware and Embedded Systems, 2024, 2024 (02): : 154 - 189
  • [3] On the Performance Analysis of SPHINCS+ Verification
    Kang, Tae Gu
    Lee, Jinwoo
    Kim, Junyeng
    Yum, Dae Hyun
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2019, E102D (12): : 2603 - 2606
  • [4] Recovering the Tight Security Proof of SPHINCS+
    Hulsing, Andreas
    Kudinov, Mikhail
    [J]. ADVANCES IN CRYPTOLOGY- ASIACRYPT 2022, PT IV, 2022, 13794 : 3 - 33
  • [5] Protecting against statistical ineffective fault attacks
    Daemen, Joan
    Dobraunig, Christoph
    Eichlseder, Maria
    Gross, Hannes
    Mendel, Florian
    Primas, Robert
    [J]. IACR Transactions on Cryptographic Hardware and Embedded Systems, 2020, 2020 (03): : 508 - 543
  • [6] Verifiable Obtained Random Subsets for Improving SPHINCS+
    Yehia, Mahmoud
    AlTawy, Riham
    Gulliver, T. Aaron
    [J]. INFORMATION SECURITY AND PRIVACY, ACISP 2021, 2021, 13083 : 694 - 714
  • [7] Table Redundancy Method for Protecting Against Fault Attacks
    Lee, Seungkwang
    Jho, Nam-Su
    Kim, Myungchul
    [J]. IEEE ACCESS, 2021, 9 : 92214 - 92223
  • [8] Protecting RSA Against Fault Attacks: The Embedding Method
    Joye, Marc
    [J]. PROCEEDINGS OF THE 2009 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2009), 2009, : 41 - 45
  • [9] Protecting RSA Against Fault Attacks: The Embedding Method
    Joye, Marc
    [J]. 2009 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2009), 2009, : 41 - 45
  • [10] FPGA-based SPHINCS+ Implementations: Mind the Glitch
    Amiet, Dorian
    Leuenberger, Lukas
    Curigert, Andreas
    Zbinden, Paul
    [J]. 2020 23RD EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2020), 2020, : 229 - 237