Reduction of Power Supply Voltage for the CMOS Exponentiation Conversion IC Effectively Utilizing Weak Inversion Operation

被引:0
|
作者
Nishiyama, Naoya [1 ]
Matsui, Fumiya [1 ]
Sano, Yuji [1 ]
机构
[1] Graduate School of Science and Engineering, Course of Electricity, Electronics and Communications, Toyo University, 2100, Kujirai, Saitama, Kawagoe,350-8585, Japan
关键词
Compilation and indexing terms; Copyright 2024 Elsevier Inc;
D O I
暂无
中图分类号
学科分类号
摘要
CMOS integrated circuits - Low power electronics - Timing circuits
引用
收藏
页码:1081 / 1090
相关论文
共 14 条
  • [1] Proposal of circuit configuration to reduce power supply voltage and circuit scale for CMOS exponentiation conversion IC utilizing weak inversion operation
    Matsui, Fumiya
    Nishiyama, Naoya
    Sano, Yuji
    [J]. ELECTRONICS AND COMMUNICATIONS IN JAPAN, 2022, 105 (03)
  • [2] Proposal of Circuit Configuration to Reduce Power Supply Voltage and Circuit Scale for CMOS Exponentiation Conversion IC Utilizing Weak Inversion Operation
    Matsui, Fumiya
    Nishiyama, Naoya
    Sano, Yuji
    [J]. IEEJ Transactions on Electronics, Information and Systems, 2022, 142 (07) : 693 - 699
  • [3] Signal dynamic range expansion and power supply voltage reduction for an exponentiation conversion IC
    Nishiyama, Naoya
    Matsui, Fumiya
    Sano, Yuji
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2024, 119 (01) : 185 - 194
  • [4] Signal dynamic range expansion and power supply voltage reduction for an exponentiation conversion IC
    Naoya Nishiyama
    Fumiya Matsui
    Yuji Sano
    [J]. Analog Integrated Circuits and Signal Processing, 2024, 119 : 185 - 194
  • [5] Reduction method of voltage fluctuation of DC power supply in digital IC
    Akino, T
    Ono, Y
    Shinohara, S
    Sato, R
    [J]. IEICE TRANSACTIONS ON COMMUNICATIONS, 2000, E83B (03) : 622 - 625
  • [6] High Performance CMOS Level up Conversion for Systems with Low-Voltage Power Supply
    Garcia, Jose-Carlos
    Montiel-Nelson, Juan A.
    Nooshabadi, S.
    [J]. 2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [7] Simultaneous power supply, threshold voltage, and transistor size optimization for low-power operation of CMOS circuits
    Pant, P
    De, VK
    Chatterjee, A
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (04) : 538 - 545
  • [8] Initial operation of 3 MW dual output high voltage power supply with IC RF system
    Patel, Amit
    Dhola, Hitesh
    Upadhyay, Dishang
    Mehta, Kush
    Goswami, Niranjanpuri
    Singh, N. P.
    Raval, Bhavin
    Dave, Rasesh
    Gajjar, Sandip
    Gupta, Vikrant
    Thakar, Aruna
    Rajnish, Kumar
    Soni, Dipal
    Varma, Sriprakash
    Singh, Raghuraj
    Trivedi, Rajesh
    Mukherjee, Aparajita
    Baruah, Ujjwal
    [J]. FUSION ENGINEERING AND DESIGN, 2018, 126 : 59 - 66
  • [9] Multi-story power delivery for supply noise reduction and low voltage operation
    Gu, J
    Kim, CH
    [J]. ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2005, : 192 - 197
  • [10] A low-voltage low-power CMOS weak inversion log domain Auto Gain Control module
    Han, Dong
    Zheng, Yuanjin
    [J]. 2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 485 - 488