共 16 条
- [1] Hu Xiangdong, Yang Jianxin, Zhu Ying, Shenwei-1600: A high-performance multi-core microprocessor, Scientia Sinica Informationis, 45, 4, pp. 513-522, (2015)
- [2] Hart J, Butler S, Cho H, Et al., 3.6 GHz 16-core SPARC SoC processor in 28 nm, Proc of IEEE Solid-State Circuits Conf Digest of Technical Papers, pp. 48-50, (2013)
- [3] Konstadinidis G K, Li H P, Schumacher F, Et al., SPARC M7: A 20 nm 32-Core 64MB L3 cache processor, IEEE Journal of Solid-State Circuits, 51, 1, pp. 79-91, (2015)
- [4] Bryant R E., A methodology for hardware verification based on logic simulation, Journal of the ACM, 38, 2, pp. 299-328, (1991)
- [5] Taylor S, Quinn M, Brown D, Et al., Functional verification of a multiple-issue, out-of-order, superscalar Alpha processor-the DEC Alpha 21264 microprocessor, Proc of the 35th Design Automation Conf (DAC'98), pp. 638-643, (1998)
- [6] Zhang Hang, Shen Haihua, Function verification of Godson2 processor, Journal of Computer Research and Development, 43, 6, pp. 974-979, (2006)
- [7] Schubert K D, Roesner W, Ludden J M, Et al., Functional verification of the IBM POWER7 microprocessor and POWER7 multiprocessor systems, IBM Journal of Research & Development, 55, 3, pp. 10-17, (2011)
- [8] Zhu Ying, Chen Cheng, Xu Xiaohong, Et al., Creation of FPGA verification platform for a high performance multiple-core microprocessor, Journal of Computer Research and Development, 51, 6, pp. 1295-1303, (2014)
- [9] Ludden J M, Roesner W, Heiling G M, Et al., Functional verification of the POWER4 microprocessor and POWER4 multiprocessor systems, IBM Journal of Reseatch & Development, 46, 1, pp. 53-76, (2002)
- [10] Hashimoto T, Kawabe Y, Hara M, Et al., An adaptive clocking control circuit with 7.5% frequency gain for SPARC processors, IEEE Journal of Solid-State Circuits, 53, 4, pp. 1028-1037, (2017)