Decoding Algorithm Based on Dynamic Threshold Truncation Strategy for Nonbinary LDPC Codes

被引:0
|
作者
Sun Y. [1 ,2 ]
Huang Y. [1 ]
Li S. [1 ]
Chen H. [1 ,2 ]
Li X. [1 ,2 ]
机构
[1] School of Computer, Electronics and Information, Guangxi University, Nanning
[2] Guangxi Key Laboratory of Multimedia Communication and Network Technology, Guangxi University, Nanning
关键词
dynamic threshold; extended min-sum algorithm; non-binary low-density parity-check codes; truncation strategy;
D O I
10.13190/j.jbupt.2022-209
中图分类号
TN911 [通信理论];
学科分类号
081002 ;
摘要
A new dynamic threshold truncation strategy based on the distributions of the message-vector reliability is designed for solving the high complexity problem of non-binary low-density parity-check codes (LDPC) decoding algorithms. The proposed strategy dynamically selects the truncation threshold based on the difference between the maximum and the sub-maximum reliability values, which can reduce the finite filed elements involved in message computing. In the iterative process, the decoding messages are determined by the truncation threshold, which can effectively reduce the number of the states and branches in the trellis, resulting in lower decoding complexity in average. A dynamic threshold extended min-sum (DT-EMS) algorithm is further presented based on the new truncation strategy. Simulation results show that the proposed DT-EMS algorithm performs almost as well as the well-known q-ary sum-product algorithm (QSPA) and the threshold based-EMS algorithm. Moreover, the proposed algorithm achieves lower decoding complexity than the threshold based-EMS algorithm and has much lower complexity than the QSPA. © 2023 Beijing University of Posts and Telecommunications. All rights reserved.
引用
收藏
页码:99 / 105
页数:6
相关论文
共 14 条
  • [1] FERRAZ O, SUBRAMANIYAN S, CHINTHALA R, Et al., A survey on high-throughput nonbinary LDPC decoders: ASIC, FPGA and GPU architectures [J ], IEEE Communications Surveys & Tutorials, 24, 1, pp. 524-556, (2022)
  • [2] TIAN J, LIN J, WANG Z F., A 21. 66 Gbps nonbinary LDPC decoder for high-speed communications, IEEE Transactions on Circuits and Systems II: Express Briefs, 65, 2, pp. 226-230, (2018)
  • [3] JIN S X, YAO Z, JIA S H, Et al., High speed nonbinary coding and modulation techniques of GNSS message, Journal of Beijing University of Posts and Telecommunications, 41, 4, pp. 97-103, (2018)
  • [4] DECLERCQ D, FOSSORIER M., Decoding algorithms for nonbinary LDPC codes over GF(q), IEEE Transactions on Communications, 55, 4, pp. 633-643, (2007)
  • [5] BOUTILLON E, CONDE-CANENCIA L., Simplified check node processing in nonbinary LDPC decoders, 椅Proceeding of ISTC2010, pp. 201-205, (2010)
  • [6] LIN W, BAI B M, MA X, Et al., Dynamic bubble-check algorithm for check node processing in q-ary LDPC decoders, IEICE Transactions on Communications, 95, 5, pp. 1815-1818, (2012)
  • [7] WANG F, ZHAN M, ZHANG Q, Et al., A low-complexity EMS algorithm with dynamic message truncation for nonbinary LDPC codes [C], 椅 2021 13th International Conference on Information Technology and Electrical Engineering, pp. 5-9, (2021)
  • [8] MA X, ZHANG K, CHEN H, Et al., Low complexity X-EMS algorithms for nonbinary LDPC codes, IEEE Transactions on Communications, 60, 1, pp. 9-13, (2012)
  • [9] ZHAO S, LU Z, MA X, Et al., A variant of the EMS decoding algorithm for nonbinary LDPC codes, IEEE Communications Letters, 17, 8, pp. 1640-1643, (2013)
  • [10] CHOE J, LEE Y., High-throughput nonbinary LDPC decoder architecture using parallel EMS algorithm, IEEE Journal of Solid-State Circuits, 57, 10, pp. 2969-2978, (2022)