共 50 条
- [2] METHOD OF COMPUTER-AIDED LAYOUT DESIGN FOR INTEGRATED-CIRCUITS [J]. JOURNAL OF DESIGN AUTOMATION & FAULT-TOLERANT COMPUTING, 1979, 3 (3-4): : 191 - 209
- [3] COMPUTER-AIDED TOPOLOGICAL DESIGN FOR INTEGRATED-CIRCUITS [J]. IEEE TRANSACTIONS ON CIRCUIT THEORY, 1973, CT20 (06): : 717 - 725
- [5] COMPUTER-AIDED LAYOUT SYSTEM FOR INTEGRATED CIRCUITS [J]. IEEE TRANSACTIONS ON CIRCUIT THEORY, 1971, CT18 (01): : 128 - &
- [6] COMPUTER-AIDED DESIGN OF MICROWAVE MONOLITHIC INTEGRATED-CIRCUITS [J]. ANNALES DES TELECOMMUNICATIONS-ANNALS OF TELECOMMUNICATIONS, 1988, 43 (7-8): : 434 - 442
- [7] VERY LARGE-SCALE INTEGRATED-CIRCUITS (VLSI) AND FUTURE OF COMPUTER [J]. FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 1977, 13 (04): : 1 - 19
- [8] COMPUTER-AIDED DESIGN OF THE LAYOUT OF INTEGRATED CIRCUITS (CADLIC). [J]. 1600, North-Holland Publ Co, Amsterdam, Neth