GRACEFUL DEGRADATION OF AN ADAPTIVE BEAMFORMING PROCESSOR

被引:1
|
作者
HEILIGMAN, GM [1 ]
PURDY, RJ [1 ]
机构
[1] LINCOLN LAB,LEXINGTON,MA 02173
关键词
D O I
10.1109/7.135455
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
The phase and amplitude weights of each element in an adaptive, digitally beamformed array antenna can be calculated by a systolic parallel processor. We propose that the entire weight calculation (both QR decomposition, previously discussed by Gentleman and Kung, and the back-substitutions, which we present here for the first time) be performed in a triangular array of processors. This has the highly desirable property of graceful degradation: the loss of one or more component processors does not cause the computed weights to degrade catastrophically. The loss of a processor in the systolic array merely reduces the number of available degrees of freedom. Moreover, the processing array does not need to be globally reconfigured, the functions of all the remaining processors are unaffected and their interconnections are undisturbed. We describe the processing flow in the systolic array, show how its degradation is inherently graceful and present a realistic example of graceful degradation. The specific example demonstrates full null depth even when one processing element in the array is totally nonfunctional This property is extensible to array processors with more than one failed element; null depth is preserved at the expense of degrees of freedom in shaping the main beam.
引用
收藏
页码:305 / 315
页数:11
相关论文
共 50 条
  • [1] APPLICATION OF THE WARP PROCESSOR TO ADAPTIVE BEAMFORMING
    HO, TV
    LAW, MK
    LITVA, J
    [J]. SYSTOLIC ARRAY PROCESSORS, 1989, : 13 - 20
  • [2] Graceful Degradation of Cooperative Adaptive Cruise Control
    Ploeg, Jeroen
    Semsar-Kazerooni, Elham
    Lijster, Guido
    van de Wouw, Nathan
    Nijmeijer, Henk
    [J]. IEEE TRANSACTIONS ON INTELLIGENT TRANSPORTATION SYSTEMS, 2015, 16 (01) : 488 - 497
  • [3] Runtime Management of Adaptive MPSoCs for Graceful Degradation
    Tzilis, Stavros
    Sourdis, Ioannis
    Vasilikos, Vasileios
    Rodopoulos, Dimitrios
    Soudris, Dimitrios
    [J]. 2016 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES), 2016,
  • [4] Generic SoC QR array processor for adaptive beamforming
    Liu, ZH
    McCanny, JV
    Lightbody, G
    Walke, R
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2003, 50 (04): : 169 - 175
  • [5] Collision Avoidance in Longitudinal Platooning: Graceful Degradation and Adaptive Designs
    Liu, Di
    Baldi, Simone
    Hirche, Sandra
    [J]. IEEE CONTROL SYSTEMS LETTERS, 2023, 7 : 1694 - 1699
  • [6] Cost-effective graceful degradation in speculative processor subsystems: The branch prediction case
    Almukhaizim, S
    Verdel, T
    Makris, Y
    [J]. 21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS, 2003, : 194 - 197
  • [7] Towards Graceful Aging Degradation in NoCs Through an Adaptive Routing Algorithm
    Bhardwaj, Kshitij
    Chakraborty, Koushik
    Roy, Sanghamitra
    [J]. 2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 382 - 391
  • [8] SPECIFYING GRACEFUL DEGRADATION
    HERLIHY, MP
    WING, JM
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1991, 2 (01) : 93 - 104
  • [9] GRACEFUL DEGRADATION RELIABILITY
    ABBOTT, WR
    [J]. IEEE TRANSACTIONS ON RELIABILITY, 1977, 26 (01) : 69 - 69
  • [10] Graceful quality degradation for video decoding systems through priority scheduling and processor power adaptation
    Foo, Brian
    van der Schaar, Mihaela
    [J]. 2007 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1-7, 2007, : 1445 - 1448