Optimal Chip Layout on a Printed Circuit Board Using Design Sensitivity Analysis of Subdomain Configuration

被引:1
|
作者
Joo, Seo Jin [1 ]
Kwak, Byung Man [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Dept Mech Engn, 373-1 Kusong Dong, Taejon 305701, South Korea
关键词
D O I
10.1115/1.2792105
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A chip layout problem is formulated as a new class of shape optimal design called a subdomain optimization, where the chips correspond to subdomains whose configuration and location are to be decided. Shape design sensitivity analysis for a perturbed subdomain is made based on the concept of material derivative and adjoint system. Introducing a suitable category of design velocity fields, the change of the configuration is adequately describable. Sensitivities and optimal positions of chips on a printed circuit board are obtained and their accuracy discussed.
引用
收藏
页码:275 / 280
页数:6
相关论文
共 50 条
  • [1] Vibration Modeling and Sensitivity Analysis of Printed Circuit Board
    Xu, Fei
    Li, Chuanri
    Jiang, Tongmin
    Liu, Longtao
    VIBRATION, STRUCTURAL ENGINEERING AND MEASUREMENT II, PTS 1-3, 2012, 226-228 : 345 - 350
  • [2] Printed circuit board routing and package layout codesign
    Chen, SS
    Tseng, WD
    Yan, JT
    Chen, AJ
    APCCAS 2002: ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2002, : 155 - 158
  • [3] CHIP ON HOLE PRINTED-CIRCUIT BOARD
    TANIMOTO, M
    EDO, K
    OKITA, K
    SHIGEMASA, J
    SHARP TECHNICAL JOURNAL, 1991, (51): : 77 - 80
  • [4] Design for manufacture analysis based on printed circuit board
    Huang, Zhan-Wu
    Li, Zhi-Juan
    Jiang, Jian-Guo
    Ye, Qiang
    Cao, Yu
    Shanghai Jiaotong Daxue Xuebao/Journal of Shanghai Jiaotong University, 2007, 41 (SUPPL.): : 91 - 94
  • [5] Design chip position of printed circuit board based on particle swarm optimization
    Su, Te-Jen
    Chen, Yi-Feng
    Lo, Kun-Liang
    MODERN PHYSICS LETTERS B, 2019, 33 (14-15):
  • [6] A multiple-perspective design advisory system for use in the layout design of printed circuit board assemblies
    Bonfield, T
    Barber, M
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2003, 26 (02): : 115 - 122
  • [7] Starting on printed circuit board design
    Peschke, H.
    F & M; Feinwerktechnik, Mikrotechnik, Messtechnik, 1995, 103 (1-2):
  • [8] Printed circuit board inspection using image analysis
    Loh, HH
    Lu, MS
    IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1999, 35 (02) : 426 - 432
  • [9] Sensitivity Analysis of a Circuit Model for Power Distribution Network in a Multilayered Printed Circuit Board
    Shringarpure, Ketan
    Pan, Siming
    Kim, Jingook
    Fan, Jun
    Achkir, Brice
    Archambeault, Bruce
    Drewniak, James L.
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2017, 59 (06) : 1993 - 2001
  • [10] CHIP ON HOLE FLEXIBLE PRINTED-CIRCUIT BOARD
    OHATA, T
    OKITA, K
    TANIMOTO, M
    SHARP TECHNICAL JOURNAL, 1993, (55): : 65 - 66