EFFICIENT IMPLEMENTATION OF HIGH-LEVEL PARALLEL PROGRAMS

被引：0
|
作者：
BAGRODIA, R [1 ]
MATHUR, S [1 ]
机构：
[1] UNIV CALIF LOS ANGELES,DEPT COMP SCI,LOS ANGELES,CA 90024
来源：
SIGPLAN NOTICES | 1991年 / 26卷 / 04期
关键词：
D O I：
暂无
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
The efficiency of a parallel program is related to the implementation of its data structures on the distributed (or shared) memory of a specific architecture. This paper describes a declarative approach that may be used to modify the mapping of the program data on a specific architecture. The ideas are developed in the context of a new language called UC and its implementation on the Connection Machine. The paper also contains measurements on sample programs to illustrate the effectiveness of data mappings in improving the execution efficiency of example programs.
引用
收藏
页码：142 / 151
页数：10
相关论文
共 50 条
  • [1] A POWERFUL HIGH-LEVEL DEBUGGER FOR PARALLEL PROGRAMS
    CAERTS, C
    LAUWEREINS, R
    PEPERSTRAETE, JA
    [J]. LECTURE NOTES IN COMPUTER SCIENCE, 1992, 591 : 54 - 64
  • [2] Efficient high-level parallel programming
    Botorog, GH
    Kuchen, H
    [J]. THEORETICAL COMPUTER SCIENCE, 1998, 196 (1-2) : 71 - 107
  • [3] Detection of High-Level Synchronization Anomalies in Parallel Programs
    Jannesari, Ali
    [J]. INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2015, 43 (04) : 656 - 678
  • [4] Detecting High-Level Synchronization Errors in Parallel Programs
    Raza, Syed Aoun
    Franke, Stefan
    Ploedereder, Erhard
    [J]. RELIABLE SOFTWARE TECHNOLOGIES - ADA-EUROPE 2011, 2011, 6652 : 17 - 30
  • [5] Detection of High-Level Synchronization Anomalies in Parallel Programs
    Ali Jannesari
    [J]. International Journal of Parallel Programming, 2015, 43 : 656 - 678
  • [6] Extending High-Level Synthesis for Task-Parallel Programs
    Chi, Yuze
    Guo, Licheng
    Lau, Jason
    Choi, Young-kyu
    Wang, Jie
    Cong, Jason
    [J]. 2021 IEEE 29TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2021), 2021, : 204 - 213
  • [7] High-level specification and efficient implementation of pipelined circuits
    Marinescu, MC
    Rinard, M
    [J]. PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 655 - 661
  • [8] TRANSFORMING HIGH-LEVEL DATA-PARALLEL PROGRAMS INTO VECTOR OPERATIONS
    PRINS, JF
    PALMER, DW
    [J]. SIGPLAN NOTICES, 1993, 28 (07): : 119 - 128
  • [9] Daino: A High-level Framework for Parallel and Efficient AMR on GPUs
    Wahib, Mohamed
    Maruyama, Naoya
    Aoki, Takayuki
    [J]. SC '16: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, 2016, : 621 - 632
  • [10] USE OF VERY HIGH-LEVEL LANGUAGES FOR DESIGN AND IMPLEMENTATION OF RELIABLE PROGRAMS
    LUCENA, C
    LAUTERBACH, C
    MOSZKOWSKI, B
    [J]. ANAIS DA ACADEMIA BRASILEIRA DE CIENCIAS, 1977, 49 (01): : 71 - 90
12345