A COMMUNICATION ARCHITECTURE FOR A MASSIVELY-PARALLEL MESSAGE-PASSING MULTICOMPUTER

被引:0
|
作者
GERMAIN, C
BECHENNEC, JL
ETIEMBLE, D
SANSONNET, JP
机构
[1] Laboratoire de Recherche en Informatique, Université Paris-Sud
关键词
D O I
10.1006/jpdc.1993.1116
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Communication networks stress the distinction between classical and massively parallel architectures. The network is the key for the whole architecture efficiency, while severe technological constraints limit the possible choices. This paper presents forced routing, which is the routing strategy of the MEGA massively parallel architecture. Forced routing is a trade-off between deterministic and randomized routing. In the absence of contention, messages follow one shortest path. As the contention increases, messages are randomly spread in the network. Moreover, the algorithm is quite simple and it only needs minor buffering capacity at each node; thus it is well adapted to hardwired implementation. In this paper, we test the performance of the forced and greedy strategies on a variety of communication patterns representing synchronous and asynchronous algorithms. Finally, we sketch a description of the circuit implementing the forced routing, in order to prove the technical feasibility of this appealing algorithm upon the constraint of a mono-chip node. © 1993 Academic Press, Inc.
引用
收藏
页码:338 / 348
页数:11
相关论文
共 50 条
  • [1] A SCALABLE DEBUGGER FOR MASSIVELY-PARALLEL MESSAGE-PASSING PROGRAMS
    SISTARE, S
    ALLEN, D
    BOWKER, R
    JOURDENAIS, K
    SIMONS, J
    TITLE, R
    [J]. IEEE PARALLEL & DISTRIBUTED TECHNOLOGY, 1994, 2 (02): : 50 - 56
  • [2] OAL - AN IMPLEMENTATION OF AN ACTOR LANGUAGE ON A MASSIVELY PARALLEL MESSAGE-PASSING ARCHITECTURE
    GLAVITTO, JL
    GERMAIN, C
    FOWLER, J
    [J]. LECTURE NOTES IN COMPUTER SCIENCE, 1991, 487 : 347 - 360
  • [3] Early experience with message-passing on the SHRIMP multicomputer
    Felten, EW
    Alpert, RD
    Bilas, A
    Blumrich, MA
    Clark, DW
    Damianakis, SN
    Dubnicki, C
    Iftode, L
    Li, K
    [J]. 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 1996, : 296 - 307
  • [4] HEURISTIC METHODS FOR DYNAMIC LOAD BALANCING IN A MESSAGE-PASSING MULTICOMPUTER
    XU, J
    HWANG, K
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1993, 18 (01) : 1 - 13
  • [5] ANALYSIS OF PIPELINED EXTERNAL SORTING ON A RECONFIGURABLE MESSAGE-PASSING MULTICOMPUTER
    MENEZES, BL
    RICARTE, ILM
    THURIMELLA, R
    [J]. PARALLEL COMPUTING, 1993, 19 (08) : 839 - 858
  • [6] Characterization of message-passing overhead on the AP3000 multicomputer
    Touriño, J
    Doallo, R
    [J]. PROCEEDINGS OF THE 2001 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, 2001, : 321 - 328
  • [7] A parallel LSI architecture for LDPC decoder improving message-passing schedule
    Shimizu, Kazunori
    Ishikawa, Tatsuyuki
    Togawa, Nozomu
    Ikenaga, Takeshi
    Gotot, Satoshi
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5099 - +
  • [8] Communication in massively-parallel SAT Solving
    Ehlers, Thorsten
    Nowotka, Dirk
    Sieweck, Philipp
    [J]. 2014 IEEE 26TH INTERNATIONAL CONFERENCE ON TOOLS WITH ARTIFICIAL INTELLIGENCE (ICTAI), 2014, : 709 - 716
  • [9] COMPUTATION ON PARALLEL MESSAGE-PASSING COMPUTERS
    PETERSEN, J
    [J]. PHYSICA SCRIPTA, 1991, T38 : 33 - 33
  • [10] Characterization of communication patterns in message-passing parallel scientific application programs
    Kim, JS
    Lilja, DJ
    [J]. NETWORK-BASED PARALLEL COMPUTING: COMMUNICATION, ARCHITECTURE, AND APPLICATIONS, 1998, 1362 : 202 - 216