PASS-TRANSISTOR LOGIC DESIGN

被引:23
|
作者
ALASSADI, W
JAYASUMANA, AP
MALAIYA, YK
机构
[1] COLORADO STATE UNIV,DEPT ELECT ENGN,FT COLLINS,CO 80523
[2] COLORADO STATE UNIV,DEPT COMP SCI,FT COLLINS,CO 80523
关键词
D O I
10.1080/00207219108921324
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Logic functions implemented using CMOS transmission gates provide a moderate improvement in area and speed over logic gate implementations. Several techniques for the implementation of pass transistor logic are presented. These techniques use only nMOS transistors in the pass network. The output logic level is restored using additional circuitry. The proposed designs require less silicon area, less power dissipation, and operate at higher speeds compared with the conventional CMOS pass-transistor networks. The speed of operation depends mainly on the circuitry used to restore the output signal of the pass network. The different techniques are compared with respect to the layout area and operating speed.
引用
收藏
页码:739 / 749
页数:11
相关论文
共 50 条
  • [1] CMOS DIFFERENTIAL PASS-TRANSISTOR LOGIC DESIGN
    PASTERNAK, JH
    SHUBAT, AS
    SALAMA, CAT
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (02) : 216 - 222
  • [2] DIFFERENTIAL PASS-TRANSISTOR LOGIC
    PASTERNAK, JH
    SALAMA, CAT
    IEEE CIRCUITS AND DEVICES MAGAZINE, 1993, 9 (04): : 23 - 28
  • [3] Design automation algorithms for regenerative pass-transistor logic
    Cheung, T
    Asada, K
    Wong, H
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1540 - 1543
  • [4] Top-down pass-transistor logic design
    Yano, K
    Sasaki, Y
    Rikino, K
    Seki, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (06) : 792 - 803
  • [5] Dual-Threshold Pass-Transistor Logic Design
    Oliver, Lara D.
    Chakrabarty, Krishnendu
    Massoud, Hisham Z.
    GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, 2009, : 291 - 296
  • [6] Design of submicrometer CMOS differential pass-transistor logic circuits
    Pasternak, John H.
    Salama, C.Andre T.
    IEEE Journal of Solid-State Circuits, 1991, 26 (09): : 1249 - 1258
  • [7] PTM: Technology mapper for pass-transistor logic
    Zhuang, N
    Scotti, MV
    Cheung, PYK
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1999, 146 (01): : 13 - 19
  • [8] DESIGN OF SUBMICROMETER CMOS DIFFERENTIAL PASS-TRANSISTOR LOGIC-CIRCUITS
    PASTERNAK, JH
    SALAMA, CAT
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (09) : 1249 - 1258
  • [9] Performance driven synthesis for pass-transistor logic
    Liu, TH
    Ganai, MK
    Aziz, A
    Burns, JL
    TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1999, : 372 - 377
  • [10] Top-down logic design with pass-transistor cells and efficient synthesiser
    Hsiao, SF
    Yeh, JS
    ELECTRONICS LETTERS, 1998, 34 (12) : 1180 - 1182