ARCHITECTURE FOR AN ISDN CHIP SET

被引：0

作者：

CROOKS, P

机构：

来源：

ELECTRONIC ENGINEERING | 1990年 / 62卷 / 765期

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：27 / &

共 50 条

[1] BULLISH ON ISDN, INTEL LAUNCHES ITS CHIP SET
不详
[J]. ELECTRONICS, 1986, 59 (32): : 59 - 62
[2] FIELD EXPERIENCE WITH CUSTOM LSI CHIP SET FOR ISDN
KRUGER, A
[J]. VLSI AND COMPUTER PERIPHERALS: VLSI AND MICROELECTRONIC APPLICATIONS IN INTELLIGENT PERIPHERALS AND THEIR INTERCONNECTION NETWORKS, 1989, : D44 - D47
[3] AN ADVANCED VLSI CHIP-SET FOR ISDN-SYSTEM INTEGRATION
LERACH, L
[J]. AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1988, 42 (02): : 128 - 131
[4] ISDN ARCHITECTURE
ROCA, RT
[J]. AT&T TECHNICAL JOURNAL, 1986, 65 (01): : 5 - 17
[5] CHIP SET SIMPLIFIES LINKING T1 OR ISDN LINES TO PBXS
WRAY, CL
BRIGHTMAN, SC
[J]. ELECTRONIC DESIGN, 1987, 35 (19) : 111 - 115
[6] A CMOS BATCHER AND BANYAN CHIP SET FOR B-ISDN PACKET SWITCHING
MARCUS, WS
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (06) : 1426 - 1432
[7] A CHIP SET IMPLEMENTATION OF A PARALLEL CELLULAR ARCHITECTURE
GREGORETTI, F
REYNERI, LM
SANSOE, C
RIGAZIO, L
[J]. MICROPROCESSING AND MICROPROGRAMMING, 1992, 35 (1-5): : 417 - 426
[8] ISDN PROTOCOL ARCHITECTURE
DUC, NQ
CHEW, EK
[J]. IEEE COMMUNICATIONS MAGAZINE, 1985, 23 (03) : 15 - 22
[9] STANDARDS FOR ISDN ARCHITECTURE
KENT, T
[J]. BRITISH TELECOMMUNICATIONS ENGINEERING, 1993, 12 : 114 - 121
[10] PC architecture steers chip-set features
Levy, M
[J]. EDN, 1997, 42 (02) : 50 - &