A low cost and fast controller architecture for multimedia data storage and retrieval to flash-based storage device

被引:0
|
作者
Banerjee, Samiran [1 ]
Mukhopadhyay, Sumitra [1 ]
机构
[1] Univ Calcutta, Inst Radio Phys & Elect, 92 APC Rd, Kolkata, India
关键词
Flash memory read/write; Secure Digital High Capacity (SDHC) card; MicroSD card; Serial peripheral interface (SPI); Finite state machine (FSM); Very high speed integrated circuit hardware description language (VHDL); Field programmable gate array (FPGA);
D O I
10.1186/s13639-016-0060-8
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Real-time multimedia data access plays an important role in electronic systems; as time goes by, with decrease in data processing speed and increase in communication time, storage time, and retrieval time, the overall response time increases for real-time applications. Therefore, in this paper, a novel real-time, fast, low-cost, system-on-chip (SoC) controller has been proposed and implemented where large volume of data can be efficiently stored and retrieved from flash memory cards. It is being implemented only using hardware description language (HDL) on a field programmable gate array (FPGA) chip without using any other on-board or external hardware resources or high-level languages. The entire controller architecture, in a single chip, contains five different modules and is designed using finite state machine (FSM)-based approach. The modules are card initialization module (CINM), idle module (IM), card read module (CRM), card write module (CWM), and decision module (DM). The architecture is completely synthesized for Spartan 3E xc3s500e-4-fg320 FPGA with only 5% of the total logic utilization. The experimental results tested for microSD, SD, and SDHC cards of different size, and these show that the architecture uses less hardware and clock cycles for card initialization and single/multiblock read/write procedure.
引用
收藏
页数:26
相关论文
共 50 条
  • [1] Fast performance analysis of NAND flash-based storage device
    Won, S. K.
    Ha, S. H.
    Chung, E. Y.
    ELECTRONICS LETTERS, 2009, 45 (24) : 1219 - 1220
  • [2] Revisiting the Architecture and System of Flash-Based Storage
    Lu Y.
    Yang Z.
    Shu J.
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2019, 56 (01): : 23 - 34
  • [3] A Flash Translation Layer for NAND Flash-Based Multimedia Storage Devices
    Ryu, Yeonseung
    IEEE TRANSACTIONS ON MULTIMEDIA, 2011, 13 (03) : 563 - 572
  • [4] Deferred Updates for Flash-Based Storage
    Debnath, Biplob
    Mokbel, Mohamed F.
    Lilja, David J.
    Du, David
    2010 IEEE 26TH SYMPOSIUM ON MASS STORAGE SYSTEMS AND TECHNOLOGIES (MSST), 2010,
  • [5] Hierarchical Architecture of Flash-based Storage Systems for High Performance and Durability
    Jung, Sanghyuk
    Kim, Jin Hyuk
    Song, Yong Ho
    DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 907 - +
  • [6] Architecture exploration of NAND flash-based Multimedia Card
    Kim, Sungchan
    Park, Chanik
    Ha, Soonhoi
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 216 - +
  • [7] Flash-Based Storage Deduplication Techniques: A Survey
    Chernov, Ilya A.
    Ivashko, Evgeny
    Kositsyn, Dmitry
    Ponomarev, Vadim
    Rumyantsev, Alexander
    Shabaev, Anton
    INTERNATIONAL JOURNAL OF EMBEDDED AND REAL-TIME COMMUNICATION SYSTEMS (IJERTCS), 2019, 10 (03): : 32 - 48
  • [8] Storage Management Strategy of Flash-Based Platform
    王太勇
    赵丽
    胡世广
    王涛
    Transactions of Tianjin University, 2009, 15 (04) : 266 - 271
  • [9] Storage Management Strategy of Flash-Based Platform
    王太勇
    赵丽
    胡世广
    王涛
    Transactions of Tianjin University, 2009, (04) : 266 - 271
  • [10] Storage management strategy of flash-based platform
    Wang T.
    Zhao L.
    Hu S.
    Wang T.
    Transactions of Tianjin University, 2009, 15 (04) : 266 - 271