共 50 条
- [2] Effect of static power dissipation in burn-in environment on yield of VLSI 17TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2002, : 12 - 19
- [3] Maximization of power dissipation under random excitation for burn-in testing INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 567 - 576
- [4] Maximizing heat dissipation for burn-in testing IEEE CCEC 2002: CANADIAN CONFERENCE ON ELECTRCIAL AND COMPUTER ENGINEERING, VOLS 1-3, CONFERENCE PROCEEDINGS, 2002, : 399 - 402
- [6] A burn-in tolerant dynamic circuit technique PROCEEDINGS OF THE IEEE 2002 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2002, : 81 - 84
- [9] Controlling the parameters that affect heat dissipation during burn-in Advanced Packaging, 2000, 9 (06):