FACET - A CAE SYSTEM FOR RF ANALOG SIMULATION INCLUDING LAYOUT

被引：0
|
作者：
MILSOM, RF
SCOTT, KJ
CLARK, G
MCENTEGART, JC
AHMED, S
SOPER, FN
机构：
来源：
26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE | 1989年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：622 / 625
页数：4
相关论文
共 50 条
  • [1] CAE SYSTEM COMBINES LAYOUT, SIMULATION FUNCTIONS
    CATALANO, F
    MINI-MICRO SYSTEMS, 1983, 16 (04): : 119 - 120
  • [2] Antenna RF-System Simulation Including Hardware Artifacts
    Boman, T.
    Malmqvist, R.
    Samuelsson, C.
    Gustafsson, A.
    Baggen, R.
    PROCEEDINGS OF THE FOURTH EUROPEAN CONFERENCE ON ANTENNAS AND PROPAGATION, 2010,
  • [3] Simulation methodology for analysis of substrate noise impact on analog/RF circuits including interconnect resistance
    Soens, C
    Van der Plas, G
    Wambacq, P
    Donnay, S
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 270 - 276
  • [4] Efficient Analog/RF Layout Closure with Compaction Based Legalization
    Rajagopalan, Subramanian
    Bhattacharya, Sambuddha
    Batterywala, Shabbir H.
    22ND INTERNATIONAL CONFERENCE ON VLSI DESIGN HELD JOINTLY WITH 8TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2009, : 137 - 142
  • [5] A frequency relaxation approach for Analog/RF system-level simulation
    Li, X
    Xu, Y
    Li, P
    Gopalakrishnan, P
    Pileggi, LT
    41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 842 - 847
  • [6] DESIGN ANALOG ICS WITH CAE CAD SYSTEM
    GOODENOUGH, F
    ELECTRONIC DESIGN, 1989, 37 (26) : 75 - &
  • [7] ORACLE: Optimization with recourse of analog circuits including layout extraction
    Xu, Y
    Pileggi, LT
    Boyd, SR
    41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 151 - 154
  • [8] ALIGN: A System for Automating Analog Layout
    Dhar, Tonmoy
    Kunal, Kishor
    Li, Yaguang
    Madhusudan, Meghna
    Poojary, Jitesh
    Sharma, Arvind K.
    Xu, Wenbin
    Burns, Steven M.
    Harjani, Ramesh
    Hu, Jiang
    Kirkpatrick, Desmond A.
    Mukherjee, Parijat
    Yaldiz, Soner
    Sapatnekar, Sachin S.
    IEEE DESIGN & TEST, 2021, 38 (02) : 8 - 18
  • [9] INALSYS: A layout automation system based on analog layout constraints
    Kim, Y
    Cho, H
    Yoon, K
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 1209 - 1212
  • [10] AIDA: Robust Layout-Aware Synthesis of Analog ICs including Sizing and Layout Generation
    Martins, Ricardo
    Lourenco, Nuno
    Canelas, Antonio
    Povoa, Ricardo
    Horta, Nuno
    2015 INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD), 2015,
12345