共 50 条
- [1] AUTOMATIC VERIFICATION OF SEQUENTIAL-CIRCUIT DESIGNS [J]. COMPUTER HARDWARE DESCRIPTION LANGUAGES AND THEIR APPLICATIONS, 1993, 32 : 165 - 165
- [2] AUTOMATIC VERIFICATION OF SEQUENTIAL-CIRCUIT DESIGNS [J]. PHILOSOPHICAL TRANSACTIONS OF THE ROYAL SOCIETY OF LONDON SERIES A-MATHEMATICAL PHYSICAL AND ENGINEERING SCIENCES, 1992, 339 (1652): : 105 - 120
- [4] HARING,DR - SEQUENTIAL-CIRCUIT SYNTHESIS [J]. ARCHIV DER ELEKTRISCHEN UND UBERTRAGUNG, 1967, 21 (02): : 95 - &
- [5] SIMPLIFYING SEQUENTIAL-CIRCUIT TEST-GENERATION [J]. IEEE DESIGN & TEST OF COMPUTERS, 1994, 11 (03): : 28 - 38
- [6] AN APPROACH TO SEQUENTIAL-CIRCUIT CONSTRUCTION IN LSI PROGRAMMABLE ARRAYS [J]. IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1983, 130 (05): : 159 - 164
- [9] SEQUENTIAL-CIRCUIT TEST GENERATOR (STG) BENCHMARK RESULTS [J]. 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1939 - 1941