共 50 条
- [1] WORST-CASE TIMING ANALYSIS ENSURES BOARD RELIABILITY [J]. COMPUTER DESIGN, 1987, 26 (21): : 90 - &
- [2] Design for reliability (DfR) in MEMS using worst-case methods [J]. IPFA 2007: PROCEEDINGS OF THE 14TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2007, : 267 - +
- [3] WORST-CASE TIMING ANALYSIS ENSURES BOARD RELIABILITY. [J]. Electronic Systems Technology and Design/Computer Design's, 1987, 26 (21): : 90 - 94
- [6] Worst-case scenarios [J]. RES PUBLICA-A JOURNAL OF MORAL LEGAL AND POLITICAL PHILOSOPHY, 2009, 15 (02): : 203 - 211
- [9] Worst-case equilibria [J]. STACS'99 - 16TH ANNUAL SYMPOSIUM ON THEORETICAL ASPECTS OF COMPUTER SCIENCE, 1999, 1563 : 404 - 413