TESTABLE DESIGN

被引：0
|
作者：
DASGUPTA, S
机构：
来源：
IEEE DESIGN & TEST OF COMPUTERS | 1988年 / 5卷 / 04期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：1 / 1
页数：1
相关论文
共 50 条
  • [1] Testable physics by design
    Choi, Chansoo
    Han, Min Cheol
    Hoff, Gabriela
    Kim, Chan Hyeong
    Kim, Sung Hun
    Pia, Maria Grazia
    Saracco, Paolo
    Weidenspointner, Georg
    21ST INTERNATIONAL CONFERENCE ON COMPUTING IN HIGH ENERGY AND NUCLEAR PHYSICS (CHEP2015), PARTS 1-9, 2015, 664
  • [2] Testable MUTEX Design
    Zhang, Yang
    Heck, Leandro S.
    Moreira, Matheus T.
    Zar, David
    Breuer, Melvin A.
    Calazans, Ney L. V.
    Beerel, Peter A.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2016, 63 (08) : 1188 - 1199
  • [3] DESIGN OF TESTABLE AUTOMATON NETWORKS
    EVTUSHENKO, NV
    MATROSOVA, AY
    AUTOMATION AND REMOTE CONTROL, 1991, 52 (03) : 416 - 423
  • [4] DESIGN OF EASILY TESTABLE LOGIC
    ROMANKEVICH, AM
    STUKACH, ND
    AUTOMATION AND REMOTE CONTROL, 1991, 52 (03) : 428 - 434
  • [5] THE DESIGN OF A TESTABLE PARALLEL MULTIPLIER
    SUNG, JH
    IEEE TRANSACTIONS ON COMPUTERS, 1990, 39 (03) : 411 - 416
  • [6] A testable BIST design for PLL
    Chang, YJ
    Lin, ST
    Luo, KL
    Wu, WC
    2003 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2003, : 204 - 207
  • [7] ON THE DESIGN OF PSEUDOEXHAUSTIVE TESTABLE PLAS
    HA, DS
    REDDY, SM
    IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (04) : 468 - 472
  • [8] TESTABLE DESIGN WITH PLA MACROS
    SOMENZI, F
    GAI, S
    MEZZALAMA, M
    PRINETTO, P
    MICROPROCESSING AND MICROPROGRAMMING, 1985, 15 (03): : 119 - 128
  • [9] TESTABLE PLA DESIGN WITH MINIMAL OVERHEADS
    YANG, TC
    CHIOU, CW
    INTEGRATION-THE VLSI JOURNAL, 1990, 10 (01) : 9 - 18
  • [10] DESIGN AND TESTING OF EASILY TESTABLE PLA
    MOTTALIB, MA
    DASGUPTA, P
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1991, 138 (05): : 357 - 360
12345