DESIGN OF A DATA STRUCTURE PROCESSOR

被引：0
|
作者：
BEAUFILS, R
SANSONNET, JP
机构：
来源：
DIGITAL PROCESSES | 1978年 / 4卷 / 3-4期
关键词：
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
引用
收藏
页码：259 / 272
页数：14
相关论文
共 50 条
  • [1] DESIGN OF A DATA STRUCTURE PROCESSOR.
    Beaufils, R.
    Sansonnet, J.P.
    [J]. 1978, 4 (3-4): : 259 - 272
  • [2] Processor structure design
    Kurgaev, AF
    Petrenko, NG
    [J]. CYBERNETICS AND SYSTEMS ANALYSIS, 1995, 31 (04) : 618 - 625
  • [3] DESIGN OF A SPATIAL DATA TRANSFER PROCESSOR
    ALTHEIDE, P
    [J]. CARTOGRAPHY AND GEOGRAPHIC INFORMATION SYSTEMS, 1992, 19 (05): : 311 - 314
  • [4] DESIGN OF A FULLY ASSOCIATIVE CRYOGENIC DATA PROCESSOR
    PRITCHARD, JP
    WALD, LD
    [J]. IEEE TRANSACTIONS ON MAGNETICS, 1965, MAG1 (01) : 68 - +
  • [5] On the Design of a Processor Working Over Encrypted Data
    Hiscock, Thomas
    Savry, Olivier
    Goubin, Louis
    [J]. 2018 21ST EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2018), 2018, : 577 - 580
  • [6] Design for a data processor of multiple target tracking
    Beijing Univ of Aeronautics and, Astronautics
    [J]. Beijing Hangkong Hangtian Daxue Xuebao, 1 (46-51):
  • [7] Design and Performance Evaluation of Data Flow Processor
    Su, Wenjun
    [J]. 2014 9TH INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND NETWORKING IN CHINA (CHINACOM), 2014, : 578 - 582
  • [8] Design of Multilayer Airborne Radar Data Processor
    Narasimhan, R. S.
    Rathi, Aparna
    Seshagiri, D.
    [J]. 2019 IEEE AEROSPACE CONFERENCE, 2019,
  • [9] Design - Time Configurable Processor Basic Structure
    Adamec, Filip
    Fryza, Tomas
    [J]. PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, : 119 - 120
  • [10] Data cache design considerations for the Itanium® 2 processor
    Lyon, T
    Delano, E
    McNairy, C
    Mulla, D
    [J]. ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 356 - 362
12345