THE THEORY OF TRANSACTIONAL MEMORY

被引:0
|
作者
Fatourou, Panagiota [1 ,2 ]
Guerraoui, Rachid [3 ]
Kapalka, Michal [3 ]
机构
[1] Univ Crete, Dept Comp Sci, POB 2208, GR-71409 Iraklion, Crete, Greece
[2] Fdn Res & Technol FORTH, Inst Comp Sci, GR-70013 Iraklion, Crete, Greece
[3] Ecole Polytech Fed Lausanne, Lausanne, Switzerland
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Transactional memory (TM) is a promising paradigm for concurrent programming. This paper is an overview of our recent work on defining a theory of TM. We first present a correctness condition of a TM, ensured by most existing TM implementations. Then, we describe two progress properties that characterize the two main classes of TM implementations: obstruction-free and lock-based TMs. We use these properties to establish several results on the inherent power and limitations of TMs.
引用
收藏
页码:83 / 105
页数:23
相关论文
共 50 条
  • [1] Transactional Memory: Glimmer of a Theory
    Guerraoui, Rachid
    Kapalka, Michal
    COMPUTER AIDED VERIFICATION, PROCEEDINGS, 2009, 5643 : 1 - 15
  • [2] 6th WORKSHOP ON THEORY OF TRANSACTIONAL MEMORY
    Couceiro, Maria
    Gramoli, Vincent
    Romano, Paolo
    BULLETIN OF THE EUROPEAN ASSOCIATION FOR THEORETICAL COMPUTER SCIENCE, 2014, (114): : 142 - 149
  • [3] Transactional memory
    Grahn, Hakan
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2010, 70 (10) : 993 - 1008
  • [4] Transactional memory
    Larus, James
    Kozyrakis, Christos
    COMMUNICATIONS OF THE ACM, 2008, 51 (07) : 80 - 88
  • [5] Invyswell: A Hybrid Transactional Memory for Haswell's Restricted Transactional Memory
    Calciu, Irina
    Gottschlich, Justin
    Shpeisman, Tatiana
    Pokam, Gilles
    Herlihy, Maurice
    PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT'14), 2014, : 187 - 199
  • [6] On Transactional Scheduling in Distributed Transactional Memory Systems
    Kim, Junwhan
    Ravindran, Binoy
    STABILIZATION, SAFETY, AND SECURITY OF DISTRIBUTED SYSTEMS, 2010, 6366 : 347 - 361
  • [7] Good Programming in Transactional Memory Game Theory Meets Multicore Architecture
    Eidenbenz, Raphael
    Wattenhofer, Roger
    ALGORITHMS AND COMPUTATION, PROCEEDINGS, 2009, 5878 : 503 - 513
  • [8] Good programming in transactional memory Game theory meets multicore architecture
    Eidenbenz, Raphael
    Wattenhofer, Roger
    THEORETICAL COMPUTER SCIENCE, 2011, 412 (32) : 4136 - 4150
  • [9] Liveness in transactional memory
    EPFL, IC, LPD, Lausanne, Switzerland
    Lect. Notes Comput. Sci., (32-49):
  • [10] Transactional memory today
    Computer Science Department, University of Rochester, NY, United States
    Bull. Eur. Assoc. Theor. Comput. Sci., 116