共 50 条
- [3] BIT-LEVEL SYSTOLIC ARRAY CIRCUIT FOR MATRIX VECTOR MULTIPLICATION IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1983, 130 (04): : 125 - 130
- [4] SYSTOLIC ALGORITHMS FOR RUNNING ORDER-STATISTICS IN SIGNAL AND IMAGE-PROCESSING JOURNAL OF DIGITAL SYSTEMS, 1982, 6 (2-3): : 251 - 264
- [6] Bit-level pipelined VLSI architecture for running order algorithm IEEE Trans Signal Process, 8 (2140-2144):
- [7] Bit-level systolic array implementation of the Winograd Fourier transform algorithm IEE proceedings. Part F. Communications, radar and signal processing, 1985, 132 (06): : 473 - 479
- [9] EFFICIENT BIT-LEVEL SYSTOLIC ARRAY FOR THE LINEAR DISCRIMINANT FUNCTION CLASSIFIER IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1987, 134 (05): : 216 - 224
- [10] A HIGH-PERFORMANCE BIT-LEVEL SYSTOLIC ARRAY FOR IIR FILTERING CA-DSP 89, VOLS 1 AND 2: 1989 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SIGNAL PROCESSING, 1989, : 553 - 557