RUNNING ORDER-STATISTICS ON A BIT-LEVEL SYSTOLIC ARRAY

被引:0
|
作者
PETKOV, N
机构
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
引用
收藏
页码:317 / 325
页数:9
相关论文
共 50 条
  • [1] A BIT-LEVEL SYSTOLIC ARRAY FOR MEDIAN FILTER
    CHANG, LW
    LIN, JH
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1992, 40 (08) : 2079 - 2083
  • [2] A BIT-LEVEL SYSTOLIC ARRAY FOR DIGITAL CONTOUR SMOOTHING
    PETKOV, N
    PARALLEL COMPUTING, 1989, 12 (03) : 301 - 313
  • [3] BIT-LEVEL SYSTOLIC ARRAY CIRCUIT FOR MATRIX VECTOR MULTIPLICATION
    MCCANNY, JV
    MCWHIRTER, JG
    IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1983, 130 (04): : 125 - 130
  • [4] SYSTOLIC ALGORITHMS FOR RUNNING ORDER-STATISTICS IN SIGNAL AND IMAGE-PROCESSING
    FISHER, AL
    JOURNAL OF DIGITAL SYSTEMS, 1982, 6 (2-3): : 251 - 264
  • [5] A bit-level pipelined VLSI architecture for the running order algorithm
    Chen, CT
    Chen, LG
    Hsiao, JH
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1997, 45 (08) : 2140 - 2144
  • [6] Bit-level pipelined VLSI architecture for running order algorithm
    Taiwan Univ, Taipei, Taiwan
    IEEE Trans Signal Process, 8 (2140-2144):
  • [7] Bit-level systolic array implementation of the Winograd Fourier transform algorithm
    Ward, J.S.
    McCanny, J.V.
    McWhirter, J.G.
    IEE proceedings. Part F. Communications, radar and signal processing, 1985, 132 (06): : 473 - 479
  • [8] USE OF UNIDIRECTIONAL DATA FLOW IN BIT-LEVEL SYSTOLIC ARRAY CHIPS
    MCCANNY, JV
    EVANS, RA
    MCWHIRTER, JG
    ELECTRONICS LETTERS, 1986, 22 (10) : 540 - 541
  • [9] EFFICIENT BIT-LEVEL SYSTOLIC ARRAY FOR THE LINEAR DISCRIMINANT FUNCTION CLASSIFIER
    WANG, CL
    WEI, CH
    CHEN, SH
    IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1987, 134 (05): : 216 - 224
  • [10] A HIGH-PERFORMANCE BIT-LEVEL SYSTOLIC ARRAY FOR IIR FILTERING
    KNOWLES, SC
    MCWHIRTER, JG
    EVANS, RA
    CA-DSP 89, VOLS 1 AND 2: 1989 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SIGNAL PROCESSING, 1989, : 553 - 557