Performance Characterization and Majority Gate Design for MESO-Based Circuits

被引：12

作者：

Liang, Zhaoxin ^{[1
]}

Mankalale, Meghna G. ^{[1
]}

Hu, Jiaxi ^{[1
]}

Zhao, Zhengyang ^{[1
]}

Wang, Jian-Ping ^{[1
]}

Sapatnekar, Sachin S. ^{[1
]}

机构：

[1] Univ Minnesota, Dept Elect & Comp Engn, Minneapolis, MN 55455 USA

来源：

IEEE JOURNAL ON EXPLORATORY SOLID-STATE COMPUTATIONAL DEVICES AND CIRCUITS | 2018年 / 4卷 / 02期

关键词：

Inverse spin-orbit coupling (ISOC); magnetoelectric (ME) coupling; majority gate; simulation; spintronics;

D O I：

10.1109/JXCDC.2018.2874805

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Magnetoelectric spin-orbit (MESO) logic is a promising spin-based post-CMOS logic computation paradigm. This paper explores the application of the basic MESO device concept to more complex logic structures. A simulation framework is first developed to facilitate the performance evaluation of MESO-based circuits. Based on the analysis, it is seen that inadvertent logic errors may potentially be introduced in cascaded MESO stages due to sneak paths, and solutions for overcoming this problem with a short pulse and two-phase evaluation are discussed. Next, the generalization of the MESO inverter structure to majority logic gates is shown. Two implementations, based on different physical mechanisms, are presented and a relative analysis of their speed and power characteristics is provided.

引用

页码：51 / 59

页数：9

共 50 条

[1] Majority gate based design for combinational quantum cellular automata (QCA) circuits
Rai, Suresh
PROCEEDINGS OF THE 40TH SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 2008, : 222 - 224
[2] Logic optimization for majority gate-based nanoelectronic circuits
Huo, Zhi
Zhang, Qishan
Haruebanroenga, Sansiri
Wang, Wei
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1307 - 1310
[3] Design of Majority Logic Based Approximate Arithmetic Circuits
Labrado, Carson
Thapliyal, Himanshu
Lombardi, Fabrizio
2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2122 - 2125
[4] Logic optimization for majority gate-based nanoelectronic circuits based on genetic algorithm
Bonyadi, M. R.
Azghadi, S. M. R.
Rad, N. M.
Navi, K.
Afjei, E.
2007 INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, 2007, : 143 - 147
[5] Comparator Design using CTL and Outputwired based Majority Gate
Sengupta, Rimi
Sarkar, Mili
Das, Debayan
Chatterjee, Diya
Navyashri, S.
Basu, Arkadip
2018 2ND INTERNATIONAL CONFERENCE ON ELECTRONICS, MATERIALS ENGINEERING & NANO-TECHNOLOGY (IEMENTECH), 2018, : 108 - 111
[6] Design and simulation of plasmonic interference-based majority gate
Doevenspeck, Jonas
Zografos, Odysseas
Gurunarayanan, Surya
Lauwereins, R.
Raghavan, P.
Soree, B.
AIP ADVANCES, 2017, 7 (06)
[7] Design of a multilayer five-input majority gate and adder/subtractor circuits in NML computing
Labrado, C.
Thapliyal, H.
ELECTRONICS LETTERS, 2016, 52 (19) : 1618 - U52
[8] MESO-based robustness voltage sliding mode control for AC islanded microgrid
Pan H.
Teng Q.
Wu D.
Chinese Journal of Electrical Engineering, 2020, 6 (02): : 83 - 93
[9] Design and Characterization of Shorted Gate FinFET for Low Power Circuits
Pathak, Kalpana
Arasu, G. Tholkappia
2015 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, SIGNALS, COMMUNICATION AND OPTIMIZATION (EESCO), 2015,
[10] Adder design using a 5-input majority gate in a novel “multilayer gate design paradigm” for quantum dot cellular automata circuits
Rohit Kumar
Bahniman Ghosh
Shoubhik Gupta
Journal of Semiconductors, 2015, 36 (04) : 99 - 107

← 1 2 3 4 5 →