共 50 条
- [2] SETTLING-TIME MEASUREMENTS DEMAND PRECISE TEST CIRCUITRY [J]. EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1984, 29 (23): : 307 - 314
- [3] The settling-time reducibility ordering [J]. JOURNAL OF SYMBOLIC LOGIC, 2007, 72 (03) : 1055 - 1071
- [4] SAMPLING OF A SYSTEM WITH A TIME-DELAY [J]. IEEE TRANSACTIONS ON AUTOMATIC CONTROL, 1985, 30 (05) : 507 - 510
- [5] Settling-time oriented OTA design through the approximation of the ideal delay [J]. 2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
- [6] SAMPLING TRACKER MAKES SHORT WORK OF 0.01-PERCENT SETTLING-TIME TEST [J]. EDN, 1990, 35 (19) : 185 - 196
- [7] Design of CMOS OTAs with Settling-Time Constraints [J]. 2018 25TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2018, : 505 - 508
- [8] DIGITAL AUDIO TIME-DELAY WITH PIPELINED SAMPLING [J]. JOURNAL OF MICROCOMPUTER APPLICATIONS, 1988, 11 (03): : 253 - 261
- [9] Target Tracking with Random Time-delay Measurements [J]. PROCEEDINGS OF THE 2016 3RD INTERNATIONAL CONFERENCE ON MATERIALS ENGINEERING, MANUFACTURING TECHNOLOGY AND CONTROL, 2016, 67 : 1356 - 1361
- [10] TIME-DELAY MEASUREMENTS BY THE BREMSSTRAHLUNG SPECTRAL TECHNIQUE [J]. BULLETIN OF THE AMERICAN PHYSICAL SOCIETY, 1979, 24 (01): : 44 - 44