共 50 条
- [1] 3-WIRE 3-VALUED LOGIC CIRCUITS [J]. ELECTRONICS & COMMUNICATIONS IN JAPAN, 1969, 52 (01): : 120 - &
- [2] Fast Garbling of Circuits over 3-Valued Logic [J]. PUBLIC-KEY CRYPTOGRAPHY - PKC 2018, PT I, 2018, 10769 : 620 - 643
- [4] Formal verification of digital circuits by 3-valued simulation [J]. ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 785 - 788
- [10] 3-VALUED DIGITAL SYSTEMS [J]. PROCEEDINGS OF THE INSTITUTION OF ELECTRICAL ENGINEERS-LONDON, 1969, 116 (06): : 947 - +