REALIZATION OF MULTIPLE-INPUT BASIC LOGIC GATES USING MICROPROCESSORS

被引：0
|
作者：
CHAKRABORTY, PK
机构：
[1] Indian Inst of Technology, Kharagpur, India, Indian Inst of Technology, Kharagpur, India
来源：
MICROPROCESSORS AND MICROSYSTEMS | 1987年 / 11卷 / 06期
关键词：
8-BIT DATA - MULTIPLE-INPUT BASIC LOGIC GATES - OR AND AND OPERATIONS;
D O I：
10.1016/0141-9331(87)90478-9
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：337 / 338
页数：2
相关论文
共 50 条
  • [1] Constructing Dynamic Multiple-Input Multiple-Output Logic Gates
    Peng, Haipeng
    Hu, Gang
    Li, Lixiang
    Yang, Yixian
    Xiao, Jinghua
    MATHEMATICAL PROBLEMS IN ENGINEERING, 2011, 2011
  • [2] Multiple-input resonant-tunneling logic gates for flash A/D converter applications
    Tsuji, Y
    Waho, T
    34TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2004, : 8 - 13
  • [3] Temperature impact on multiple-input CMOS gates delay
    de Benito, C.
    Bota, S.
    Rossello, J. L.
    Segura, J.
    VLSI CIRCUITS AND SYSTEMS III, 2007, 6590
  • [4] TECHNIQUE SIMPLIFIES MULTIPLE-INPUT EXCLUSIVE-OR GATES
    ROTOLO, CJ
    EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1978, 23 (10): : 160 - &
  • [5] Multiple-input and visible-output logic gates using signal-converting DNA machines and gold nanoparticle aggregation
    Ogawa, Atsushi
    Susaki, Yukiko
    ORGANIC & BIOMOLECULAR CHEMISTRY, 2013, 11 (20) : 3272 - 3276
  • [6] MULTIPLE-INPUT, MULTIPLE-OUTPUT PASS TRANSISTOR LOGIC
    SHAMANNA, M
    CAMERON, K
    WHITAKER, SR
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1995, 79 (01) : 33 - 45
  • [7] Realization of Basic Gates using Universal Logic Blocks in Quantum Dot Cellular Automata
    Kumari, Prameela N.
    Joshi, Prashant V.
    Gurumurthy, K. S.
    2013 SIXTH INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING AND TECHNOLOGY (ICETET 2013), 2013, : 50 - 51
  • [8] Multiple-input hybrid plasmonic OR logic gate with a nanostructure
    Abdulwahid, Saif H.
    Wadday, Ahmed Ghanim
    Abdulsatar, Sinan M.
    APPLIED OPTICS, 2023, 62 (03) : 566 - 572
  • [9] A CONSIDERATION OF THE MINIMUM NUMBER OF INPUT TERMINALS ON UNIVERSAL LOGIC GATES AND THEIR REALIZATION
    CHEN, X
    HURST, SL
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1981, 50 (01) : 1 - 13
  • [10] An Analytical Model of the Overshooting Effect for Multiple-Input Gates in Nanometer Technologies
    Ding, Li
    Wang, Jing
    Huang, Zhangcai
    Kurokawa, Atsushi
    Inoue, Yasuaki
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 1712 - 1715
12345