SPECIFIC DATA STRUCTURE INTENDED FOR THE IMPLEMENTATION OF HIGH-LEVEL ISO STANDARDS - ASSOCIATED ALGORITHMS AND DEDICATED HARDWARE

被引:0
|
作者
DANG, M
DIOT, C
SABOUNI, I
SPONGA, L
机构
[1] INST MATH APPL GRENOBLE,LGI LAB,F-38243 ST MARTIN DHERES,FRANCE
[2] APTOR SA,F-38240 MEYLAN,FRANCE
来源
MICROPROCESSING AND MICROPROGRAMMING | 1988年 / 24卷 / 1-5期
关键词
Computer Architecture - Computer Hardware - Computer Networks--Protocols - Data Processing--Data Structures - Standards;
D O I
10.1016/0165-6074(88)90037-3
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
One aspect of this work concerns the project MC3 we are involved in: definition and validation of the architecture of a new ASIC data communication circuit intended for the high level ISO protocols network, transport and session. This paper describes the definition of the specific data structure, called PnPDU, which is used for the frame memory management in the implementation of high level ISO protocols, especially when two or more of these protocols are to be implemented together on a data communication circuit and when the minimization of computational costs is an important working hypothesis. The paper also considers the microarchitecture of the transfer machine which is dedicated, inside MC3, to the interface management and to the frame emission and reception. The scanning of the PnPDU data structure and the emission of the whole frame which are done by an intelligent DMA are described. It is shown how the validation of the data structure and the dedicated hardware is carried out.
引用
收藏
页码:103 / 110
页数:8
相关论文
共 50 条
  • [1] COMPUTER WITH HARDWARE IMPLEMENTATION OF HIGH-LEVEL LANGUAGES
    GLUSHKOV, VM
    MIKHNOVSKII, SD
    RABINOVICH, ZL
    CYBERNETICS, 1981, 17 (04): : 506 - 514
  • [2] Efficient Hardware Implementation of PQC Primitives and PQC algorithms Using High-Level Synthesis
    Soni, Deepraj
    Karri, Ramesh
    2021 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2021), 2021, : 296 - 301
  • [3] DOE IMPLEMENTATION OF HIGH-LEVEL WASTE CRITERIA AND STANDARDS
    COOLEY, CR
    NEWTON, DC
    DAYEM, N
    TRANSACTIONS OF THE AMERICAN NUCLEAR SOCIETY, 1982, 41 : 95 - 95
  • [4] Implementation and improvement of Integrated Management Systems: recommendations for their adaptation to the ISO High-Level structure
    Francisco, Fernanda Ellen
    Costa, Ana Carolina Ferreira
    Sampaio, Paulo Alexandre Costa Araujo
    Domingues, Pedro
    de Oliveira, Otavio Jose
    CLEANER ENVIRONMENTAL SYSTEMS, 2024, 15
  • [5] Hardware Implementation of the SUMIS Detector using High-Level Synthesis
    Haselmayr, Werner
    Moestl, Georg
    Seeber, Stefan
    Springer, Andreas
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2972 - 2975
  • [6] A complete specification and implementation methodology for high-level hardware transformations
    Economakos, G
    Drositis, I
    Papakonstantinou, G
    ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 520 - 523
  • [7] High-Level Synthesis for Low Power Hardware Implementation of Unscheduled Data-Dominated Circuits
    Tang, Xiaoyong
    Jiang, Tianyi
    Jones, Alex K.
    Banerjee, Prithviraj
    JOURNAL OF LOW POWER ELECTRONICS, 2005, 1 (03) : 259 - 272
  • [8] HIGH-LEVEL DATA STRUCTURE - GRID
    GEHANI, N
    COMPUTER LANGUAGES, 1979, 4 (02): : 93 - 98
  • [9] Research of the Efficiency of High-level Synthesis Tool for FPGA Based Hardware Implementation of Some Basic Algorithms for the Big Data Analysis and Management Tasks
    Antonov, Alexander
    Besedin, Denis
    Filippov, Alexey
    PROCEEDINGS OF THE 26TH CONFERENCE OF OPEN INNOVATIONS ASSOCIATION FRUCT, 2020, : 23 - 29
  • [10] ISO 13485: Challenges in achieving high-level structure compliance
    Linders P.W.J.
    Biomedical Instrumentation and Technology, 2020, 54 (01): : 68 - 70