共 50 条
- [2] A power efficient implementation of the discrete cosine transform [J]. THIRTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 729 - 733
- [3] Low-power implementation of discrete cosine transform [J]. SIXTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1996, : 174 - 177
- [4] Implementation of floating point fast discrete cosine transform [J]. 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2002, : 17 - 20
- [5] Efficient VLSI implementation of inverse discrete cosine transform [J]. 2004 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL V, PROCEEDINGS: DESIGN AND IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS INDUSTRY TECHNOLOGY TRACKS MACHINE LEARNING FOR SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING SIGNAL PROCESSING FOR EDUCATION, 2004, : 177 - 180
- [6] GPU Implementation of a Modified Signed Discrete Cosine Transform [J]. 2014 9TH INTERNATIONAL CONFERENCE ON INFORMATICS AND SYSTEMS (INFOS), 2014,
- [7] VLSI Implementation of Discrete Cosine Transform and Intra prediction [J]. 2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRONICS, COMPUTERS AND COMMUNICATIONS (ICAECC), 2014,
- [8] Comparison of two architectures for implementation of the discrete cosine transform [J]. 1996 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, CONFERENCE PROCEEDINGS, VOLS 1-6, 1996, : 3272 - 3275
- [9] A CONCURRENT ARCHITECTURE FOR VLSI IMPLEMENTATION OF DISCRETE COSINE TRANSFORM [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1987, 34 (08): : 992 - 994