A MACRO CELL ARRAY AUTOMATIC LAYOUT SYSTEM AND ITS PLACEMENT ALGORITHM

被引：1
|
作者：
YU, HT [1 ]
HONG, XL [1 ]
机构：
[1] TSINGHUA UNIV,DEPT COMP SCI & TECHNOL,BEIJING,PEOPLES R CHINA
来源：
COMPUTERS IN INDUSTRY | 1987年 / 8卷 / 2-3期
关键词：
D O I：
10.1016/0166-3615(87)90132-1
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
6
引用
收藏
页码：255 / 263
页数：9
相关论文
共 50 条
  • [1] PLACEMENT ALGORITHM FOR AUTOMATIC IC LAYOUT DESIGN SYSTEM.
    Kubiak, Roman
    Ciesielski, Maciej
    [J]. 1978, 2 (03): : 249 - 267
  • [2] Online Automatic Placement Algorithm of Bedroom Layout Based on FBS
    Wang C.
    Song P.
    Zhang H.
    Jia J.
    [J]. Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2019, 31 (02): : 266 - 276
  • [3] Hybrid genetic algorithm for VLSI macro cell layout
    Sathiamoorthy, S
    Andaljayalakshmi, G
    [J]. SOFT COMPUTING AND INDUSTRY: RECENT APPLICATIONS, 2002, : 791 - 798
  • [4] Incremental placement algorithm for standard-cell layout
    Li, ZY
    Wu, WM
    Hong, XL
    Gu, J
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 883 - 886
  • [5] A genetic algorithm for mixed macro and standard cell placement
    Manikas, TW
    Mickle, MH
    [J]. 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2002, : 115 - 118
  • [6] AUTOMATIC PLACEMENT AND ROUTING IN CIRCUIT LAYOUT
    MALLADI, R
    SERRERO, G
    [J]. ONDE ELECTRIQUE, 1982, 62 (01): : 75 - 87
  • [7] Congestion driven incremental placement algorithm for standard cell layout
    [J]. ACM SIGDA; IEEE Circuits and Systems Society; IEICE (Institute of Electronics, Information and Communication Engineers); IPSJ (Information Processing Society of Japan) (Institute of Electrical and Electronics Engineers Inc., United States):
  • [8] Congestion driven incremental placement algorithm for standard cell layout
    Li, ZY
    Wu, WM
    Hong, XL
    [J]. ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 723 - 728
  • [9] Pre-layout performance prediction for automatic macro-cell synthesis
    Moraes, F
    Reis, R
    Torres, L
    Robert, M
    Auvergne, D
    [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 814 - 817
  • [10] A timing-driven macro-cell placement algorithm
    Mo, F
    Tabbara, A
    Brayton, RK
    [J]. 2001 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD 2001, PROCEEDINGS, 2001, : 322 - 327
12345