PROCESS, PACKAGING ADVANCES LOWER DMOS POWER-FET ON-RESISTANCE

被引：0

|

作者：

GOODENOUGH, F

机构：

来源：

ELECTRONIC DESIGN | 1990年 / 38卷 / 14期

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：36 / +

页数：1

相关论文

共 12 条

[1] Planar vertical DMOS process cuts power-MOSFET specific on-resistance
Goodenough, F
ELECTRONIC DESIGN, 1996, 44 (14) : 32 - +
[2] PROCESS YIELDS POWER-FET ARRAYS IN TO-220S AND DIPS
GOODENOUGH, F
ELECTRONIC DESIGN, 1992, 40 (26) : 57 - &
[3] P-CHANNEL POWER FET SLASHES ON-RESISTANCE TO THE BONE
PATTON, C
ELECTRONIC DESIGN, 1984, 32 (13) : 52 - 52
[4] Analysis of power trench MOSFET with lower on-resistance
Wang, Ying
Cheng, Chao
Hu, Hai-Fan
Beijing Gongye Daxue Xuebao/Journal of Beijing University of Technology, 2011, 37 (03): : 342 - 346
[5] VVMOS POWER TRANSISTORS - UPPER AND LOWER BOUNDS OF THE ON-RESISTANCE
TSIBUKIS, TD
KRIEZIS, EE
ELECTRONICS LETTERS, 1981, 17 (10) : 353 - 355
[6] THE MAJIC-FET - A HIGH-SPEED POWER SWITCH WITH LOW ON-RESISTANCE
BALIGA, BJ
ELECTRON DEVICE LETTERS, 1982, 3 (07): : 189 - 191
[7] DEVELOPMENT OF PROCESS FOR LOW ON-RESISTANCE VERTICAL POWER MOSFETS
KOBAYASHI, K
NINOMIYA, Y
TAKAHASHI, M
MARUOKA, M
NEC RESEARCH & DEVELOPMENT, 1994, 35 (04): : 433 - 437
[8] AN ULTRA-LOW ON-RESISTANCE POWER MOSFET FABRICATED BY USING A FULLY SELF-ALIGNED PROCESS
UEDA, D
TAKAGI, H
KANO, G
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (04) : 926 - 930
[9] Detectability of automotive power MOSFET on-resistance failure at high current induced by Wafer Fab process excursion
Weber, Y.
Goxe, J.
Castignolles, M.
MICROELECTRONICS RELIABILITY, 2013, 53 (9-11) : 1393 - 1398
[10] Ultra-low On-Resistance LDMOS Implementation in 0.13μm CD and BiCD Process Technologies for Analog Power IC's
Shirai, Koji
Yonemura, Koji
Watanabe, Kiminori
Kimura, Koji
2009 21ST INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2009, : 77 - 79