共 11 条
- [2] CONSTRUCTION OF TESTS FOR CHECKING TREE-TYPE COMBINATIONAL-CIRCUITS ENGINEERING CYBERNETICS, 1983, 21 (05): : 60 - 66
- [3] REALIZATION OF LOGIC FUNCTIONS BY TREE-TYPE LOGIC-NETWORKS OF MULTIPLEXER ULMS DIGITAL PROCESSES, 1979, 5 (3-4): : 163 - 180
- [4] SYNTHESIS OF LOGICAL CIRCUITS ON BASIS OF UNIVERSAL FORMAL NEURONS WITH A SMALL NUMBER OF INPUTS ENGINEERING CYBERNETICS, 1971, 9 (01): : 93 - &