VERY FAST INTEGRATED OPTOELECTRONIC LOGIC FOR PARALLEL COMPUTATION USING PHOTODIODE GATES

被引：2

作者：

KAMIYAMA, H ^{[1
]}

SHOUNO, A ^{[1
]}

UMEMOTO, Y ^{[1
]}

KAMIYA, T ^{[1
]}

机构：

[1] HITACHI LTD, CENT RES LAB, KOKUBUNJI, TOKYO 185, JAPAN

来源：

JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS | 1990年 / 29卷 / 07期

关键词：

Closely integrated photodiodes; Integrated optoelectronic logic; Metal-semiconductor-metal photodiode; Optical feedback loop; Parallel computing;

D O I：

10.1143/JJAP.29.L1248

中图分类号：

O59 [应用物理学];

学科分类号：

摘要：

A new configuration of an integrated optoelectronic logic unit using GaAs photodiode gates is proposed. Implementation of AND and EOR logic units are performed monolithically using GaAs/AlGaAs multilayer structures. Discussions are made on the realization of the full adder by means of optical feedback between the photodiode logic array and the surface emitting diode laser array. © 1990 The Japan Society of Applied Physics.

引用

页码：L1248 / L1251

页数：4

共 50 条

[1] Very fast integrated optoelectronic logic for parallel computation using photodiode gates
Kamiyama, Hiroyuki
Shouno, Atsuo
Umemoto, Yasunari
Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 1990, 29 (07): : 1248 - 1251
[2] Optoelectronic NOT and XNOR Logic Gates Using Parallel Synchronization in Chaotic Lasers
Yan, Senlin
INTERNATIONAL CONFERENCE ON ELECTRONIC AND ELECTRICAL ENGINEERING (CEEE 2014), 2014, : 179 - 184
[3] Reconfigurable Threshold Logic Gates using Optoelectronic Capacitors
Kuttappa, Ragh
Khuon, Lunal
Nabet, Bahram
Taskin, Baris
PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 614 - 617
[4] Synchronous implementation of optoelectronic NOR and XNOR logic gates using parallel synchronization of three chaotic lasers
颜森林
Chinese Physics B, 2014, 23 (09) : 142 - 146
[5] Synchronous implementation of optoelectronic NOR and XNOR logic gates using parallel synchronization of three chaotic lasers
Yan Sen-Lin
CHINESE PHYSICS B, 2014, 23 (09)
[6] MULTIPLE-DRAIN MOS PACKS IN VERY FAST LOGIC GATES
DREYFACK, K
ELECTRONICS, 1980, 53 (13): : 73 - 74
[7] Flexible parallel implementation of logic gates using chaotic elements
Sinha, S
Munakata, T
Ditto, WL
PHYSICAL REVIEW E, 2002, 65 (03):
[8] Fast Parallel Computation using Periodic Synchronization
Ghosh, Soumyadip
Lu, Jiacai
Gupta, Vijay
Tryggvason, Gretar
2018 ANNUAL AMERICAN CONTROL CONFERENCE (ACC), 2018, : 1659 - 1664
[9] PARALLEL LOGIC PROGRAMMING USING THE LINDA MODEL OF COMPUTATION
CIANCARINI, P
LECTURE NOTES IN COMPUTER SCIENCE, 1992, 574 : 110 - 125
[10] Parallel computing systems using integrated optoelectronic devices
Ishikawa, M
PHOTONIC DEVICES AND ALGORITHMS FOR COMPUTING II, 2000, 4114 : 146 - 153

← 1 2 3 4 5 →