共 50 条
- [1] A Fault-Tolerant Neural Network Architecture [J]. PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
- [3] Interlocking bus network for fault-tolerant processor arrays [J]. Proceedings of the International GI/ITG/GMA Conference, 1991,
- [5] Modelling multiple faults in fault-tolerant processor architectures [J]. ELECTRONICS LETTERS, 2005, 41 (21) : 1162 - 1163
- [8] FAULT-TOLERANT COMMUNICATIONS PROCESSOR [J]. JOURNAL OF SPACECRAFT AND ROCKETS, 1981, 18 (04) : 380 - 384
- [10] FAULT-TOLERANT PARALLEL PROCESSOR [J]. JOURNAL OF GUIDANCE CONTROL AND DYNAMICS, 1991, 14 (03) : 554 - 563